AN 911: Achieving Timing Closure When Using the Top I/O Sub-Bank in Intel Agilex® 7 F-Series and I-Series Devices

ID 683457
Date 10/02/2023
Public
Give Feedback

4.1. Design Example Walkthrough

To view the design connections and setup timing for the design example, follow these steps:

  1. Download the an911_design_examples.par design example from the Intel® FPGA Design Store and restore the design using the Intel® Quartus® Prime Pro Edition software version 23.1.
  2. At the Intel® Quartus® Prime menu, click Projects > Revisions and select the top_w2 revision.
  3. To view the design connections, at the Intel® Quartus® Prime menu, click File > Open and select the top_w2.bdf schematic file.
  4. From the Intel® Quartus® Prime menu, select Processing > Start Compilation to compile the project.
    You must compile the design to view the setup timing for the design.
    Once the compilation completes, the Timing Analyzer window displays.
  5. From the Timing Analyzer menu, select Reports > Custom Reports > Report Timing.
  6. In the Report Timing window, click OK to display the timing report for all paths.