Intel® Quartus® Prime Pro Edition User Guide: Scripting

ID 683432
Date 12/13/2021
Public

A newer version of this document is available. Customers should click here to go to the newest version.

Document Table of Contents

3.1.28.2. derive_pll_clocks (::quartus::sdc_ext)

The following table displays information for the derive_pll_clocks Tcl command:

Tcl Package and Version

Belongs to ::quartus::sdc_ext

Syntax derive_pll_clocks [-h | -help] [-long_help] [-create_base_clocks] [-use_net_name]
Arguments -h | -help Short help
-long_help Long help with examples and possible return values
-create_base_clocks Creates base clocks on input clock ports of the design that are feeding the PLL
-use_net_name Use net names as clock names
Description

NOTE: This command is no longer supported for Stratix 10 and later families. Identifies PLLs or similar resources in the design and creates generated clocks for their output clock pins. Multiple generated clocks may be created for each output clock pin if the PLL is using clock switchover, one for the inclk[0] input clock pin and one for the inclk[1] input clock pin. By default this command does not create base clocks on input clock ports that are driving the PLL. When you use the create_base_clocks option, derive_pll_clocks also creates the base clock on an input clock port deriving the PLL. This option does not overwrite an existing clock. By default the clock name is the same as the output clock pin name. To use the net name, use the -use_net_name option. Note that this command is not supported for Stratix 10 and later device families. The only families that still have support for this command are Arria 10 and Cyclone 10GX. The reason why this command has been deprecated is because all PLL clocks are now automatically generated by the SDC files generated alongside the PLL IP. No user action is required.

Example Usage
project_open top
create_timing_netlist

# Create the base clock for the input clock port driving the PLL
create_clock -period 10.0 [get_ports sysclk]

# Create the generated clocks for the PLL.
derive_pll_clocks

update_timing_netlist

# Other user actions
report_timing

delete_timing_netlist
project_close
Return Value Code Name Code String Return
TCL_OK 0 INFO: Operation successful
TCL_ERROR 1 ERROR: Timing netlist does not exist. Use create_timing_netlist to create a timing netlist.

Did you find the information on this page useful?

Characters remaining:

Feedback Message