Visible to Intel only — GUID: quw1472164948714
Ixiasoft
Visible to Intel only — GUID: quw1472164948714
Ixiasoft
1.3.2. Resource Sharing Guidelines for Stratix® 10 EMIF IP
PLL Reference Clock Pin
To conserve pin usage and enable core clock network and I/O bank sharing, you can share a PLL reference clock pin between multiple external memory interfaces; the interfaces must be of the same protocol, rate, and frequency. Sharing of a PLL reference clock pin also implies sharing of the reference clock network.
Observe the following guidelines for sharing the PLL reference clock pin:
- To share a PLL reference clock pin, connect the same signal to the pll_ref_clk port of multiple external memory interfaces in the RTL code.
- Place related external memory interfaces in the same I/O column.
- Place related external memory interfaces in adjacent I/O banks. If you leave an unused I/O bank between the I/O banks used by the external memory interfaces, that I/O bank cannot be used by any other external memory interface with a different PLL reference clock signal.
Core Clock Network
To access all external memory interfaces synchronously and to reduce global clock network usage, you may share the same core clock network with other external memory interfaces.
Observe the following guidelines for sharing the core clock network:
- To share a core clock network, connect the clks_sharing_master_out of the master to the clks_sharing_slave_in of all slaves in the RTL code.
- Place related external memory interfaces in the same I/O column.
- Related external memory interfaces must have the same rate, memory clock frequency, and PLL reference clock.
I/O Bank
To reduce I/O bank utilization, you may share an I/O Bank with other external memory interfaces.
Observe the following guidelines for sharing an I/O Bank:
- Related external memory interfaces must have the same protocol, rate, memory clock frequency, and PLL reference clock.
- You cannot use a given I/O bank as the address and command bank for more than one external memory interface.
- You cannot share an I/O lane between external memory interfaces, but an unused pin can serve as a general purpose I/O pin, of compatible voltage and termination standards.
Hard Nios Processor
All external memory interfaces residing in the same I/O column will share the same hard Nios processor. The shared hard Nios processor calibrates the external memory interfaces serially.
Reset Signal
When multiple external memory interfaces occupy the same I/O column, they must share the same IP reset signal.