Visible to Intel only — GUID: nik1411004567477
Ixiasoft
1. About This IP Core
2. Getting Started With the 100G Interlaken IP Core
3. 100G Interlaken IP Core Parameter Settings
4. Functional Description
5. 100G Interlaken IP core Signals
6. 100G Interlaken IP Core Register Map
7. 100G Interlaken IP Core Test Features
8. Advanced Parameter Settings
9. Out-of-Band Flow Control in the 100G Interlaken IP core
10. 100G Interlaken IP core User Guide Archives
11. Document Revision History for 100G Interlaken User Guide
A. Performance and Fmax Requirements for 100G Ethernet Traffic
2.1. Installing and Licensing Intel® FPGA IP Cores
2.2. Specifying the 100G Interlaken IP Core Parameters and Options
2.3. Files Generated for Arria V GZ and Stratix V Variations
2.4. Files Generated for Intel® Arria® 10 Variations
2.5. Simulating the 100G Interlaken IP Core
2.6. Integrating Your IP Core in Your Design
2.7. Compiling the Full Design and Programming the FPGA
2.8. Creating a Signal Tap Debug File to Match Your Design Hierarchy
3.1. Number of Lanes
3.2. Meta Frame Length in Words
3.3. Data Rate
3.4. Transceiver Reference Clock Frequency
3.5. Include Advanced Error Reporting and Handling
3.6. Enable M20K ECC Support
3.7. Include Diagnostic Features
3.8. Enable Native PHY Debug Master Endpoint (NPDME)
3.9. Include In-Band Flow Control Block
3.10. Number of Calendar Pages
3.11. TX Scrambler Seed
3.12. Transfer Mode Selection
3.13. Data Format
5.1. 100G Interlaken IP Core Clock Interface Signals
5.2. 100G Interlaken IP Core Reset Interface Signals
5.3. 100G Interlaken IP Core User Data Transfer Interface Signals
5.4. 100G Interlaken IP Core Interlaken Link and Miscellaneous Interface Signals
5.5. 100G Interlaken IP Core Management Interface
5.6. Device Dependent Signals
Visible to Intel only — GUID: nik1411004567477
Ixiasoft
B.2. Document Revision History for 100G Interlaken Intel® FPGA IP User Guide
Date |
ACDS Version |
IP Version | Changes Made |
---|---|---|---|
2019.07.12 | 19.2 | 19.2.0 |
|
2018.03.05 | 16.0 | 16.0 | Corrected bit range of reconfig_address signal in Intel® Arria® 10 Transceiver Reconfiguration Interface Signals section. |
2016.05.02 | 16.0 | 16.0 |
|
2015.11.02 | 15.1 | 15.1 |
|
2015.05.04 | 15.0 | 15.0 |
|
2014.12.15 |
14.1 |
14.1 |
|
December 2013 |
13.1 Intel® Arria® 10 Edition (2013.12. 02) |
13.1 |
|
November 2013 |
13.1 (2013.11.04) |
13.1 |
|
May 2013 |
13.0 (2013.05.06) |
13.0 |
|
February 2013 |
12.1 SP1 |
12.1 SP1 |
|
November 2012 |
12.1 |
12.1 | Initial release. |