Intel® Quartus® Prime Pro Edition Settings File Reference Manual

ID 683296
Date 4/03/2023
Public

A newer version of this document is available. Customers should click here to go to the newest version.

Document Table of Contents

1.9.5. EDA_BOARD_DESIGN_TIMING_TOOL

Specifies the EDA third-party tool used for board level timing analysis.

Type

String

Device Support

  • This setting can be used in projects targeting any Intel FPGA device family.

Notes

The value of this assignment is case sensitive.

This assignment is included in the Fitter report.

Syntax


		set_global_assignment -name EDA_BOARD_DESIGN_TIMING_TOOL <value>
		set_global_assignment -name EDA_BOARD_DESIGN_TIMING_TOOL -entity <entity name> <value>
	

Default Value

<None>