Intel® Quartus® Prime Pro Edition Settings File Reference Manual

ID 683296
Date 9/26/2022
Public

A newer version of this document is available. Customers should click here to go to the newest version.

Document Table of Contents

1.8.23. PARTITION_PRESERVE_HIGH_SPEED_TILES

Specifies whether to preserve the high-speed tiles in the post-fit netlist, if applicable.

Type

Boolean

Device Support

  • This setting can be used in projects targeting any Intel FPGA device family.

Notes

This assignment is not copied when you create a companion revision for HardCopy II devices.

Syntax


		set_global_assignment -name PARTITION_PRESERVE_HIGH_SPEED_TILES -entity <entity name> -section_id <section identifier> <value>
		set_instance_assignment -name PARTITION_PRESERVE_HIGH_SPEED_TILES -to <to> -entity <entity name> -section_id <section identifier> <value>
	

Default Value

On, requires section identifier and entity name