F-Tile CPRI PHY Intel® FPGA IP User Guide

Download PDF
ID 683284
Date 8/15/2024
Public

A newer version of this document is available. Customers should click here to go to the newest version.

Document Table of Contents
Document Table of Contents x
1. About the F-Tile CPRI PHY Intel® FPGA IP 2. Getting Started 3. IP Parameter Settings 4. Functional Description 5. IP Registers 6. F-Tile CPRI PHY Intel FPGA IP User Guide Archives 7. Document Revision History for the F-Tile CPRI PHY Intel FPGA IP User Guide
1. About the F-Tile CPRI PHY Intel® FPGA IP x
1.1. Supported Features 1.2. Block Diagram 1.3. Device Family Support 1.4. Device Speed Grade Support 1.5. Resource Utilization 1.6. F-Tile CPRI PHY IP Release Information
2. Getting Started x
2.1. Installing and Licensing Intel® FPGA IP Cores 2.2. Specifying the IP Core Parameters and Options 2.3. Generated File Structure 2.4. IP Core Testbenches
2.1. Installing and Licensing Intel® FPGA IP Cores x
2.1.1. Intel® FPGA IP Evaluation Mode
2.2. Specifying the IP Core Parameters and Options x
2.2.1. Reference and System PLL Clock for your IP Design
3. IP Parameter Settings x
3.1. Analog Parameters for F-Tile IPs
4. Functional Description x
4.1. Reset Logic 4.2. Latency Measurement
4.2. Latency Measurement x
4.2.1. Deterministic Latency 4.2.2. Calculation for 64b/66b Datapath
1. About the F-Tile CPRI PHY Intel® FPGA IP
2. Getting Started
3. IP Parameter Settings
4. Functional Description
5. IP Registers
6. F-Tile CPRI PHY Intel FPGA IP User Guide Archives
7. Document Revision History for the F-Tile CPRI PHY Intel FPGA IP User Guide

1.1. Supported Features

The F-Tile CPRI PHY Intel® FPGA IP core supports the following features:
  • Compliant with the CPRI Specification V7.0 (2015-10-09).
  • Supports line bit rates of;
    • 1.228 Gbps
    • 2.4576 Gbps
    • 3.072 Gbps
    • 4.9152 Gbps
    • 6.144 Gbps
    • 9.8304 Gbps
    • 10.1376 Gbps with and without RS-FEC
    • 12.1651 Gbps with and without RS-FEC
    • 24.33024 Gbps with and without RS-FEC
  • Supports deterministic latency measurement.
  • Provides register access interface to external or on-chip processor, using the Intel® Avalon® memory-mapped interconnect specification.
  • Supports Physical Medium Attachment (PMA) adaptation.
Table 1.  Available Features
CPRI Line Bit Rate (Gbps) RS-FEC Support Reference Clock (MHz) Deterministic Latency Support
1.2288 No 153.6 or 122.88 Yes
2.4576 No 153.6 or 122.88 Yes
3.072 No 153.6 or 122.88 Yes
4.9152 No 153.6 or 122.88 Yes
6.144 No 153.6 or 122.88 Yes
9.8304 No 153.6 or 122.88 Yes
10.1376 With and Without 184.32 or 122.88 Yes
12.1651 With and Without 184.32 or 122.88 Yes
24.33024 With and Without 184.32 or 122.88 Yes
Level Two Title