Intel® Quartus® Prime Pro Edition User Guide: Design Compilation

ID 683236
Date 12/19/2022
Document Table of Contents Plan Stage Reports

The Plan stage reports describe the I/O, interface, and control signals discovered during the periphery planning stage of the Fitter.
Figure 46. Plan Stage Reports ( Intel® Arria® 10 and Intel® Cyclone® 10 GX Designs)

For Intel® Arria® 10 and Intel® Cyclone® 10 GX designs, the Plan stage includes the Global & Other Fast Signals Summary report that allows you to verify which clocks the Compiler promotes to global clocks. Clock planning occurs after the Plan stage for Intel® Stratix® 10 and Intel® Agilex™ designs.

Did you find the information on this page useful?

Characters remaining:

Feedback Message