Embedded Peripherals IP User Guide

ID 683130
Date 12/13/2021
Public

A newer version of this document is available. Customers should click here to go to the newest version.

Document Table of Contents
1. Introduction 2. Avalon® -ST Multi-Channel Shared Memory FIFO Core 3. Avalon® -ST Single-Clock and Dual-Clock FIFO Cores 4. Avalon® -ST Serial Peripheral Interface Core 5. SPI Core 6. SPI Agent/JTAG to Avalon® Host Bridge Cores 7. Intel eSPI Agent Core 8. eSPI to LPC Bridge Core 9. Ethernet MDIO Core 10. Intel FPGA 16550 Compatible UART Core 11. UART Core 12. JTAG UART Core 13. Intel FPGA Avalon® Mailbox Core 14. Intel FPGA Avalon® Mutex Core 15. Intel FPGA Avalon® I2C (Host) Core 16. Intel FPGA I2C Agent to Avalon® -MM Host Bridge Core 17. Intel FPGA Avalon® Compact Flash Core 18. EPCS/EPCQA Serial Flash Controller Core 19. Intel FPGA Serial Flash Controller Core 20. Intel FPGA Serial Flash Controller II Core 21. Intel FPGA Generic QUAD SPI Controller Core 22. Intel FPGA Generic QUAD SPI Controller II Core 23. Interval Timer Core 24. Intel FPGA Avalon FIFO Memory Core 25. On-Chip Memory (RAM and ROM) Intel FPGA IP 26. On-Chip Memory II (RAM or ROM) Intel FPGA IP 27. Optrex 16207 LCD Controller Core 28. PIO Core 29. PLL Cores 30. DMA Controller Core 31. Modular Scatter-Gather DMA Core 32. Scatter-Gather DMA Controller Core 33. SDRAM Controller Core 34. Tri-State SDRAM Core 35. Video Sync Generator and Pixel Converter Cores 36. Intel FPGA Interrupt Latency Counter Core 37. Performance Counter Unit Core 38. Vectored Interrupt Controller Core 39. Avalon® -ST Data Pattern Generator and Checker Cores 40. Avalon® -ST Test Pattern Generator and Checker Cores 41. System ID Peripheral Core 42. Avalon® Packets to Transactions Converter Core 43. Avalon® -ST Multiplexer and Demultiplexer Cores 44. Avalon® -ST Bytes to Packets and Packets to Bytes Converter Cores 45. Avalon® -ST Delay Core 46. Avalon® -ST Round Robin Scheduler Core 47. Avalon® -ST Splitter Core 48. Avalon® -MM DDR Memory Half Rate Bridge Core 49. Intel FPGA GMII to RGMII Converter Core 50. Intel FPGA MII to RMII Converter Core 51. Intel FPGA HPS GMII to TSE 1000BASE-X/SGMII PCS Bridge Core 52. Intel FPGA HPS EMAC to Multi-rate PHY GMII Adapter Core 53. Intel FPGA MSI to GIC Generator Core

26.3.1. Memory Type

These options define the memory type of the on-chip memory II:
  • Interface type:
    • Avalon® Memory Mapped (AVMM)
    • AXI-4
  • Memory Type:
    • RAM (writable)—This setting creates a readable and writable memory.
    • ROM (read only)—This setting creates a read-only memory.
    • Dual-port access—The setting varies with AVMM and AXI-4 interface type selection:
      • AVMM
        • Single Port—This setting creates a memory component with one AVMM agent.
        • Dual Port—This setting creates a memory component with two AVMM agents, which allows two hosts to access the memory simultaneously.
        • Simple Dual Port (Only applicable to RAM)—This setting creates memory component with two AVMM agents, whereby agent 1 supports write operation, only, while agent 2 supports read operation, only.
      • AXI-4
        • Single Port (only applicable to ROM)—This setting creates a memory component with a single channel AXI-4 agent and supports read only application.
        • Simple Dual Port (only applicable to RAM)— This setting creates a memory component with a single channel AXI-4 agent, and a single channel AXI-4 consisting of independent read addresses and write addresses.
  • Enable Debug Access Port (Only applicable to ROM)—Enable Debug Access Port setting, when enabled, allows the Nios® II processor with on-chip RAM and the Nios® V processor with on-chip RAM II to write on-chip memories configured as ROMs.
  • Single clock operation (Only applicable to RAM)—Single clock operation setting creates single clock source to clock both agents port. If single clock operation is not selected, each of the two agents port is clocked by different clock sources.
  • Block type—This setting directs the Intel® Quartus® Prime software to use a specific type of memory block when fitting the on-chip memory II in the FPGA. There are three settings:
    • Auto—This setting is frequently best to use because of the constraints on some memory types.
    • M20K—This setting is selected when fitting the on-chip memory II in the FPGA.
    • MLAB—This setting is selected when fitting the on-chip memory II in the FPGA.
      Note: MLAB does not support True Dual-Port memory and different data width on different ports.