A newer version of this document is available. Customers should click here to go to the newest version.
Visible to Intel only — GUID: vwl1566295342243
Ixiasoft
Visible to Intel only — GUID: vwl1566295342243
Ixiasoft
2.5.1. Hierarchy Tagging
You can define the system recovery procedure based on knowledge of logic impaired by SEU. This technique reduces downtime for the FPGA and the system in which the FPGA resides.
Other advantages of hierarchy tagging:
- Increases system stability by avoiding disruptive recovery procedures for inconsequential errors
- Allows diverse corrective actions for different design logic