Intel® Agilex™ SEU Mitigation User Guide

ID 683128
Date 12/30/2022

A newer version of this document is available. Customers should click here to go to the newest version.

Document Table of Contents

2.5.1. Hierarchy Tagging

The Intel® Quartus® Prime hierarchy tagging feature allows you to improve your design's effective FIT rate by tagging only the logic that are critical to device operation.

You can define the system recovery procedure based on knowledge of logic impaired by SEU. This technique reduces downtime for the FPGA and the system in which the FPGA resides.

Other advantages of hierarchy tagging:

  • Increases system stability by avoiding disruptive recovery procedures for inconsequential errors
  • Allows diverse corrective actions for different design logic