P-Tile Avalon® Streaming Intel® FPGA IP for PCI Express* User Guide

ID 683059
Date 9/26/2022

A newer version of this document is available. Customers should click here to go to the newest version.

Document Table of Contents User Avalon-MM Control Register (Offset 0x104068)

Table 78.  User Avalon-MM Control Register
Bits Register Description Default Value Access
[31:29] Reserved 0x0 RO
[28:18] Select the virtual function number. 0x0 RW
[17] To access the virtual function registers, this bit should be set to one. 0x0 RW
[16:2] Reserved 0x0 RO

Reserved. Clear this bit for access to standard PCIe* configuration registers.

0x0 RW
[0] If set, it allows access to Intel VSEC registers. 0x0 RW