Part 1: SIMD Parallelism and Intrinsics

In the previous lectures, we already discussed the purpose and the architecture of Intel® Xeon Phi™ coprocessors. After that, we studied programming models for Intel Xeon Phi coprocessors: native and offload. Now we are beginning a new chapter, number 4, titled "Expressing Parallelism". In this chapter, our goal is to learn how to express data parallelism, thread parallelism and process parallelism in applications for Intel Xeon processors and Xeon Phi coprocessors.

 

Product and Performance Information

1

Performance varies by use, configuration and other factors. Learn more at www.Intel.com/PerformanceIndex.