{"limitDisplayedContent":"showAll","collectionRelationTags":{"relations":{"EXCLUDE":["etm-454697a6b0ca41e8a0f6606316e92b7c"],"AND":["etm-bc7a5787fc704f86ac1cfec692ad5c5f","etm-3b18455a4e424a4cb595eb17e2b1d4f3"],"Child":["678761","678605"]},"featuredIds":["678761","678605"]},"collectionId":"653274","resultPerPage":0.0,"filters":[{"facetId":"@stm_10290_en","field":"stm_10290_en","type":"specific","basePath":"rdc Topics","displayName":"Topics","deprecated":false,"rootFilter":"","position":0},{"facetId":"@stm_10349_en","field":"stm_10349_en","type":"hierarchical","basePath":"Industry","displayName":"Industry","deprecated":false,"rootFilter":"","position":1},{"facetId":"guidetm5003b828cbfd430eb84b740c9ce466bc","field":"stm_10355_en","type":"hierarchical","basePath":"Subject","displayName":"Subject","deprecated":false,"rootFilter":"guidetm5003b828cbfd430eb84b740c9ce466bc","rootPath":["Subject","Information Technology (IT)"],"position":2},{"facetId":"@stm_10357_en","field":"stm_10357_en","type":"specific","basePath":"Programming Language","displayName":"Programming Language","deprecated":false,"rootFilter":"","position":3},{"facetId":"@stm_10383_en","field":"stm_10383_en","type":"specific","basePath":"Use Case","displayName":"Use Case","deprecated":false,"rootFilter":"","position":4},{"facetId":"guidetm990735903610438fb9f7b486663f5a0b","field":"stm_10309_en","type":"specific","basePath":"Technology","displayName":"Frameworks","deprecated":false,"rootFilter":"guidetm990735903610438fb9f7b486663f5a0b","rootPath":["Technology","Third-Party Technologies"],"position":5}],"coveoRequestHardLimit":"1000","accessDetailsPagePath":"/content/www/us/en/secure/design/internal/access-details.html","collectionGuids":["etm-bc7a5787fc704f86ac1cfec692ad5c5f","etm-3b18455a4e424a4cb595eb17e2b1d4f3"],"cardView":true,"sorting":"Featured","defaultImagesPath":"/content/dam/www/public/us/en/images/uatable/default-icons","coveoMaxResults":5000,"fpgaFacetRootPaths":"{\"fpgadevicefamily\":[\"Primary Content Tagging\",\"Intel® FPGAs\",\"Intel® Programmable Devices\"],\"quartusedition\":[\"Primary Content Tagging\",\"Intel® FPGAs\",\"Intel® Quartus Software\"],\"quartusaddon\":[\"Primary Content Tagging\",\"Intel® FPGAs\",\"Intel® Quartus Software - Add-ons\"],\"fpgaplatform\":[\"Primary Content Tagging\",\"Intel® FPGAs\",\"Intel® FPGA Platforms\"]}","newWrapperPageEnabled":false,"descendingSortingForNumericalFacetsName":"[\"Intel® Quartus® Prime Pro Edition\",\"Intel® Quartus® Prime Lite Edition\",\"Intel® Quartus® Prime Standard Edition\",\"Quartus® II Subscription Edition\",\"Quartus® II Web Edition\"]","columnsConfiguration":{"idColumn":false,"dateColumn":false,"versionColumn":false,"contentTypeColumn":false,"columnsMaxSize":0},"dynamicColumnsConfiguration":[{"name":"DynamicColumn_id","type":"id","gtv":"ID","width":60,"selected":true},{"name":"DynamicColumn_date","type":"date","gtv":"Date","width":60,"selected":true},{"name":"DynamicColumn_version","type":"version","gtv":"Version","width":135,"selected":true}]}