A preview is not available for this record, please engage by choosing from the available options ‘download’ or ‘view’ to engage with the material
Description
As FPGAs increase in sophistication to provide additional features such as phase-locked loops (PLLs), memory interfaces, and transceiver functionality, the power requirements and designs for FPGAs are becoming more challenging