Intel® Xeon® Processor D Product Family Performance

Bringing the performance and advanced intelligence of Intel® Xeon® processors into dense, low-power microserver, storage, and networking systems that can be deployed in hyper-scale data centers, branch offices, and at the network edge.

L3 Packet Forwarding chart

L3 Packet Forwarding

L3 Packet Forwarding measures layer 3 (IP) packet forwarding performance utilizing Intel Data Plane Development Kit (DPDK). It examines incoming from network ports and transfer packets based on packet headers and IP destination to networking ports. The communications equipment typically handles small packets (64 B), IT datacenters often handle larger packets (1528 B).

Intel internal testing as of September 14, 2015

View configuration details ›

Virtual Private Network chart

Virtual Private Network

IPSec Forwarding benchmark uses Internet Protocol (IP) by authenticating and encrypting each networking packet from an incoming port to destination ports as it would be used in a VPN environment.

Intel internal testing as of September 14, 2015

View configuration details ›

Virtualized Customer Premise Equipment (vCPE) chart

Virtualized Customer Premise Equipment (vCPE)

Benchmark simulates the packet forwarding under a virtual machine using Open vSwitch* as it would be used in a vCPE environment.

Intel internal testing as of September 14, 2015

View configuration details ›

Configuration Details

L3 Packet Forwarding

New configuration: Intel® Xeon® processor D-based reference platform with one Intel® Xeon® processor D-1548 (8C, 2.0GHz), Intel® Turbo Boost Technology disabled, Intel® Hyper-Threading Technology enabled, 16GB memory (2x8GB DDR4-2400 RDIMM ECC), 2x Quad port X520 (8x10GbE), Ubuntu* 12.04 (3.2.553.2.0-23-generic), Data Plane Development Kit (DPDK) 1.7.0, 64B L3 forwarding=92.6MPackets/s, 1518B L3 forwarding=80Gb/s.

Base configuration: Intel® Atom™ processor C2000-reference platform based platform with one Intel® Atom™ processor C2758 (8C, 2.4GHz), 32GB memory (4x8GB DDR3-1600 SO-DIMM ECC), 2x Dual port X520 (4x10GbE), Fedora* Core 16 (Verne) x86_64 (3.1.0-7.fc16.x86_64), DPDK 1.3.0-183, 64B L3 forwarding=30MPackets/s, 1518B L3 forwarding=40Gb/s.

Virtual Private Network

New configuration: Intel® Xeon® processor D-based reference platform with one Intel Xeon processor D-1548 (8C, 2.0GHz), Intel Turbo Boost Technology disabled, Intel Hyper-Threading Technology enabled, 16GB memory (2x8GB DDR4-2133 RDIMM ECC), 2x Quad port X520 (8x10GbE), Intel QuickAssist Adapter 8950-SCCP, Fedora* Core 16 (Verne) x86_64, Wind River INP-3.4, Intel QuickAssist Adapter L1.3.0_90, DPDK Revision L.1.4.0-30. IPSec forwarding rate (1024B Ethernet clear text packet size)= 37.4 Gbits/s. 2 Cores/4Threads are used.

Base configuration: Intel® Atom™ processor C2000-reference platform based platform with one Intel® Atom™ processor C2758 (8C, 2.4GHz), 4GB memory (2x2GB DDR3-1600 DIMM), 1x Dual port X520 (4x10GbE), Fedora Core 16 (Verne) x86_64, Wind River INP-3.4, Intel QuickAssist Adapter L1.3.0_90, DPDK Revision L.1.4.0-30. B IPSec forwarding rate (1024B Ethernet clear text packet size)= 6.98 Gbits/s 2 Cores are used.

Virtualized Customer Premise Equipment (vCPE)

New configuration: Intel® Xeon® processor D-based reference platform with one Intel® Xeon® processor D-1548 (8C, 2.0GHz), Intel Turbo Boost Technology disabled, Intel Hyper-Threading Technology enabled, 32GB memory (2x16GB DDR4-2400 RDIMM ECC, Integrated X522 (2x10GbE) ports, Fedora core 21 x86_64, OVS Release 2.4 with DPDK acceleration. Forwarding rate under Virtual Machine (256B packet size)= 3.8 MPackets/s. 1 Core/2Threads are used as OVS-DPDK PMD thread.

Base configuration: Intel® Atom™ processor C2000-reference platform based platform with one Intel® Atom™ processor C2758 (8C, 2.4GHz), 16GB memory (2x8GB DDR3-1600 DIMM), 1x Dual port X520 (2x10GbE), Fedora Core 21 x86_64, , OVS Release 2.4 with DPDK acceleration. Forwarding rate under Virtual Machine (256B packet size)= 0.76 MPackets/, 1 Core is used as OVS-DPDK PMD thread.

Additional information: 1 2 3 4

Product and Performance Information

1

Software and workloads used in performance tests may have been optimized for performance only on Intel® microprocessors. Performance tests, such as SYSmark* and MobileMark*, are measured using specific computer systems, components, software, operations and functions. Any change to any of those factors may cause the results to vary. You should consult other information and performance tests to assist you in fully evaluating your contemplated purchases, including the performance of that product when combined with other products. For more complete information about performance and benchmark results, visit http://www.intel.com/benchmarks.

2

Intel does not control or audit the design or implementation of third party benchmarks or websites referenced in this document. Intel encourages all of its customers to visit the referenced websites or others where similar performance benchmarks are reported and confirm whether the referenced benchmarks are accurate and reflect performance of systems available for purchase.

3

Intel processor numbers are not a measure of performance. Processor numbers differentiate features within each processor family, not across different processor families. See www.intel.com/content/www/us/en/processors/processor-numbers.html for details.

4

Intel's compilers may or may not optimize to the same degree for non-Intel microprocessors for optimizations that are not unique to Intel® microprocessors. These optimizations include SSE2 and SSE3 instruction sets and other optimizations. Intel does not guarantee the availability, functionality, or effectiveness of any optimization on microprocessors not manufactured by Intel.

Microprocessor-dependent optimizations in this product are intended for use with Intel® microprocessors. Certain optimizations not specific to Intel® microarchitecture are reserved for Intel® microprocessors. Please refer to the applicable product user and reference guides for more information regarding the specific instruction sets covered by this notice.

Notice revision #20110804