Article ID: 000074658 Content Type: Product Information & Documentation Last Reviewed: 03/19/2013

How do I determine the phase shift and duty cycle for the required clocks if I am using ALTLVDS_RX and ALTLVDS_TX in external PLL mode?

Environment

BUILT IN - ARTICLE INTRO SECOND COMPONENT
Description

You can determine the phase shift and duty cycle for the required clocks when using ALTLVDS_RX and ALTLVDS_TX in external PLL mode by first compiling an example design with ALTLVDS_RX or ALTLVDS_TX using an internal PLL. Use the settings that the Quartus® II software uses to configure the internal PLL in the example design as the settings you enter in the external PLL.

To check the PLL settings in the Fitter report, expand the Resource section, and then expand PLL Usage. The report shows the duty cycle, phase shift and clock frequency for each of the required clocks for the ALTLVDS_RX and ALTLVDS_TX interfaces. You can then use these parameters for the external PLL settings in your design.

Related articles

Related Products

This article applies to 41 products

Cyclone® FPGAs
Stratix® V GX FPGA
Stratix® V GT FPGA
Stratix® V GS FPGA
Cyclone® V FPGAs and SoC FPGAs
Cyclone® IV FPGAs
Stratix® V FPGAs
Stratix® IV FPGAs
Stratix® III FPGAs
Stratix® II FPGAs
Stratix® FPGAs
Arria® V FPGAs and SoC FPGAs
Arria® II FPGAs
Arria® GX FPGA
Cyclone® III FPGAs
Cyclone® II FPGA
HardCopy™ IV E ASIC Devices
HardCopy™ III ASIC Devices
Cyclone® V SX SoC FPGA
Cyclone® V ST SoC FPGA
Cyclone® V SE SoC FPGA
Cyclone® V GX FPGA
Cyclone® V GT FPGA
HardCopy™ IV GX ASIC Devices
Stratix® V E FPGA
Stratix® IV GX FPGA
Stratix® IV GT FPGA
Stratix® IV E FPGA
Stratix® II GX FPGA
Stratix® GX FPGA
Cyclone® V E FPGA
Cyclone® IV GX FPGA
Cyclone® IV E FPGA
Arria® V SX SoC FPGA
Arria® V ST SoC FPGA
Cyclone® III LS FPGA
Arria® V GZ FPGA
Arria® V GX FPGA
Arria® V GT FPGA
Arria® II GZ FPGA
Arria® II GX FPGA

Need more help?

Contact support

Disclaimer

1

All postings and use of the content on this site are subject to Intel.com Terms of Use.