Delivering 160Gbps DPI Performance on the Intel® Xeon® Processor E5-2600 Series using HyperScan

EXECUTIVE SUMMARY
The requirement for advanced security equipment to scan data streams for malicious content at line rate presents significant challenges to network security vendors. Security equipment, overwhelmed by the data rates of present-day networks, is more likely to miss attacks, leading to increased risks of security breaches. While high-speed content scanning, also known as deep packet inspection (DPI), exists today, this technology typically requires purpose-built hardware to operate at high speeds, a solution that often leads to increases in development and manufacturing costs.

A software-based approach that takes advantage of multi-core Intel® architecture can provide a cost-effective and scalable solution that also has the flexibility to evolve with the changing needs of the system.

The Intel HyperScan software pattern matching library, designed for both single-core and multi-core processors, offers a software-based DPI solution that can scale from under 1Gbps up to 160Gbps, depending on the number of cores used. By integrating DPI technology optimized for multi-core processors, HyperScan provides a cost-effective software solution for scanning data content at line rate in security equipment ranging from small network appliances to large network elements.

"HyperScan's runtime is engineered for high-performance from the ground up."

Deep Packet Inspection
Newer processor architectures with higher clock rates, larger caches and other advances have enabled network security equipment to incorporate capabilities previously found only in end systems. No longer limited to just bridging and forwarding, network elements are now scanning packets as they pass through. Taking advantage of this technology, network administrators now deploy intrusion detection/prevention systems (IDS/IPS) and network anti-virus and malware scanners alongside the traditional firewall. In some cases, several security functions are incorporated into a universal threat management (UTM) appliance.

Unlike the traditional firewall that looks at packet headers only, this more advanced type of equipment uses DPI technology to examine the content of each packet to detect threats. Instead of basing security decisions solely on fields in the packet header, DPI technology allows a security application to peer deep into the contents of a data stream to try to identify harmful intent. This more detailed examination of the data stream has an added cost, however, as scanning the content of data streams is CPU-intensive and can become unfeasible as the traffic load increases.
The efficacy of DPI as a tool, therefore, depends largely on how well it performs under load. A system that performs flawlessly under contrived theoretical conditions but fails under heavy traffic presents a major security problem. Consider the analogy of a country’s border services agent who is given the new mandate to pull over every automobile crossing the border to conduct a detailed search of its contents. While this approach may provide added security at remote crossings where traffic is sparse, it would cause severe congestion at major crossings and result in chaos as border agents arbitrarily turn back automobiles to relieve congestion, or worse, to blindly allow entry without any controls. This is exactly what can happen in security equipment that cannot keep up with the incoming data rates. Packets can drop off queues causing end systems to retransmit, further exacerbating the situation, or packets can be admitted blindly in a fail-open condition.

To prevent this from occurring and to increase performance, network security vendors have typically had to rely on hardware-assisted DPI technology to perform detailed scanning at network speeds. This purpose-built silicon was expensive, difficult to use, and often imposed a different programming paradigm on the software, making it frustrating to maintain and costly to deploy across the product line.

The availability of multi-core processors, however, has created the opportunity for well-designed DPI software to approach and even exceed previous hardware-based solutions in performance.

**Pattern Matching**

Central to many DPI implementations is the notion of pattern matching, the ability to compare and match incoming byte streams against a database of known offending patterns called signatures. These signatures represent potential malicious content and can take the form of simple literal strings or more complex patterns such as a specific arrangement of bytes broken up by a variable amount of other possibly irrelevant data. This latter type of signature is often described using some form of regular expression syntax, sometimes combined with proprietary grammar.

While literal searches can, themselves, be quite intensive, regular expression searches require significant CPU resources such that they become problematic to perform at high speeds, especially when searching for thousands of such signatures. Figure 1 shows the marked differences in performance of a
representative system running a basic firewall performing basic packet filtering, and the same system running deep packet inspection against a set of rules and patterns.

A good pattern matcher should be able to perform comparisons of the incoming byte stream against the signature database with deterministic performance regardless of the number of signatures. In other words, the pattern matcher should perform much better than the brute-force method of comparing the incoming byte stream with each signature sequentially. Going back and forth repeatedly in a data stream is extremely cache-inefficient, and does not scale as the number of patterns grows.

Some software-based pattern matchers overcome this brute force approach by using trie-based algorithms where the set of patterns being searched is organized into data structures that map the relationship among patterns. When an incoming packet arrives, the software merely walks the map to look for matches, similar to how some IP address lookups are performed.

While this represents an improvement over brute force approaches as the number of patterns grows, it also has its deficiencies. Depending on the number of signatures and the size of the processor cache, walking a trie in this way may require quite a few memory accesses per packet, with the worst case being one memory access per byte received, in which case performance may not turn out to be an improvement over the brute force method it is trying to replace.

Therefore, while DPI technology is becoming increasingly sophisticated, it’s also creating the challenge of effectively scaling performance. The deeper and more granular the inspection, the more processing is needed, and the more important it is to find alternatives to current published state-of-the-art mechanisms for scanning.

**HyperScan Pattern Matching Library**

While many pattern matchers in the industry are implemented with simple sequential approaches, with cache-unfriendly algorithms, or as pieces of specialized hardware that are often challenged by latency and scalability issues, equipment manufacturers can now take advantage of Intel software pattern matching solutions to cost-effectively drive and scale DPI performance.

HyperScan is an OS-independent, multi-threaded software pattern matching library. Easy to integrate, HyperScan is a drop-in replacement for libPCRE, not only supporting a large subset of Perl Compatible Regular Expression (PCRE) syntax, but providing performance orders of magnitude better than libPCRE. When deployed on an Intel® architecture platform, HyperScan takes advantage of features such as hyperthreading, receive side scaling, and SIMD instructions to provide up to 160Gbps in scanning performance. Aside from classic regular expressions, HyperScan supports a wide variety of other signatures required for most security and data networking applications, including anchors, character classes, and bounded repeats.

Unlike sequential approaches that go back and forth over the data stream repeatedly for each pattern in the database, HyperScan performance is not directly dependent on the number of patterns being searched. The data stream is scanned for all regular expressions in the signature set simultaneously and matches are returned to the application as they are found. HyperScan performance is deterministic and does not exhibit drastic swings in performance usually found in traditional scanning systems.

HyperScan is capable of scanning each incoming packet independently or as a recombined data stream to detect attacks that span packets. A security application, for example, can reassemble a TCP stream and invoke the HyperScan library for scanning. HyperScan keeps track of any partial matches so that it can restart scanning from where it left off when more data arrives on that stream.

**Small Signature Footprint**

A key component of any regular expression searching solution is the compiler, which reduces the set of signatures to byte code that can be understood by the underlying pattern matching engine. Some compilers produce a small signature footprint, but these tend to be for engines that support sequential searches where the benefit of a small database is offset by poor scalability.

Other compilers build large and complex databases, which contain pattern relationship information to allow searches of thousands of signatures to be executed in parallel, but at the expense of a large memory footprint. A database that allows parallel scanning is inherently larger since it must store the relationships among all the patterns, which could lead to exponential growth depending on the nature of the signatures. The downside is that a large database can overflow from processor cache leading to excessive memory accesses, sometimes as often as one access per byte processed.

While both of these approaches may produce good results in contrived scenarios, they may lead to sub-optimal performance when running in a real-world environment with thousands of signatures and thousands of data streams. The HyperScan regular expression compiler and engine, on the other hand, support parallel scanning for thousands of signatures without the associated large memory footprint inherent to traditional parallel scanning databases. Using proprietary techniques, the HyperScan compiler builds a database that separates out the key portions of the signature set, resulting in a database footprint small enough to fit entirely into a processor cache for most use cases. By keeping the database compact, external memory accesses are rarely required under normal operation.
Depending on configuration, an external memory access often only takes place when a match occurs, which is the ideal behavior for a pattern matching engine.

Linear Scaling in Performance

HyperScan's multi-threaded architecture takes advantage of symmetric multi-threading to scale performance linearly with the number of hardware threads used. Each scan runs independently from each other scan, allowing for concurrent processing of different data streams without adverse performance impact.

Multi-threading by itself is not sufficient to guarantee good scanning performance. While other software pattern matchers may indeed be multi-threaded, the contention by each thread for the shared pattern database may limit scalability.

HyperScan's database, with its low memory footprint, coupled with the large caches in Intel processors, means that each thread scans data against a database that resides in its local cache. This dramatically reduces the amount of shared memory contention in multi-core systems, leading to a more linear progression without the traditional flattening of the performance curve as the number of threads increase.

Benchmarking the Intel® Xeon® Processor E5-2600 Series

Pattern matching performance measurements can be influenced by a number of factors. The types and numbers of signatures, the content of the incoming traffic, and the number of matches or partial matches found in the data can all affect the benchmarking results. For the results to be meaningful, therefore, the tests must use real signatures and real network traffic.

Performance benchmarking was conducted on the HyperScan library running on a new dual-socket, quad-core (total eight cores) Intel® Xeon® processor E5-2600 series-based platform using a complete set of current IPS signatures sourced from a leading security equipment vendor. The input was taken from real HTTP traffic captured and played back from a PCAP file. A simple application was written to read the PCAP file into memory and invoke the HyperScan APIs packet by packet, simulating the behavior of a real network application such as an IPS or a web proxy. Data was matched in streaming mode for cases where the threats might span multiple packets, and in non-streaming mode for threats that would be contained within a single chunk of data.

The signature set used included multiple variants of both 'to-client'/‘to-server’ and URI sets. All signatures were compiled into their runtime database in less than 3 seconds.

The benchmarking application specifically measured the raw pattern matching performance, excluding the time spent in reading the PCAP file and in pre- and post-scan processing. All the data used for pattern matching was resident in-memory for this benchmark.
The results (figure 2) show near linear scalability up to 8 threads, and a slight leveling off when approaching 32 threads where raw DPI scan performance tops out at 160Gbps.

Figure 3 shows the performance progression when running the HyperScan library against a common set of signatures and data stream but varying the actual processor itself. All platforms were dual-socket, quad-core systems (total 8 cores). By taking the same HyperScan software library with the same APIs onto different Intel Xeon processors, raw scan performance can scale up and down with relative ease to match the desired equipment performance and price point.

**Packet Processing on Intel® Architecture Platforms**

There are a number of reasons why software running on Intel® architecture platforms can achieve superior packet processing performance. Intel's tick-tock strategy of rapid introduction of new micro-architectures coupled with improvements in process technology has enabled multi-core Intel® processors to extend their lead in both control and data plane processing.

Recent innovations include the replacement of the front-side bus (FSB) with the point-to-point Intel® QuickPath Interconnect, symmetric multi-threading, support for non-uniform memory access (NUMA), embedded and wider memory controllers, as well as new streaming instructions for even faster CRC calculations. This tighter integration directly results in packets being brought in from the NIC and deposited into local memory more efficiently than ever before.

Once the packets are in memory, application software can use Intel® Data Plane Development Kit (Intel® DPDK) and Intel® QuickAssist Technology to speed up packet processing with features such as interrupt-free packet reception and transmission, pre-fetching and cache warming, NUMA awareness, real-time buffer management and zero-copy buffers, lockless rings, and optimized longest prefix match and flow classification.

These features, along with the high clock rates and large caches make platforms based on Intel processors well-suited for both low-touch and high-touch applications, enabling market-leading packet processing capabilities as well as accelerating intensive datapath workloads such as cryptography, compression, and deep packet inspection.

Backed by a strong set of supporting tools, these architecture advancements together with Intel DPDK and Intel QuickAssist Technology are enabling a new generation of products that can deliver the most scalable and best performing solutions quickly and efficiently to the market.
Conclusion

Network security equipment vendors often have to make compromises when trying to consolidate their products onto a single platform. Hardware and software designed for light-touch processing and simple packet filtering in a SOHO appliance can be significantly different from those designed for advanced security applications in a large enterprise. Yet the savings in initial development cost and ongoing software maintenance make consolidation a worthwhile goal. Having parallel development organizations create similar products on different platforms is no longer viable due to market pressures to reduce costs while continuing to quickly offer new products.

Vendors are consequently looking for agile platforms that provide predictable performance and higher levels of scalability and flexibility so that the same software can be used on all products in the product family. This is only possible by adopting software-only solutions that take advantage of multi-core processing to scale up and down the product line from small sub-Gbps appliances to large multi-Gbps network equipment.

The HyperScan pattern matching library enables advanced security applications to scale their DPI performance linearly up to 160Gbps. The same library can be used on small appliances just as cost effectively as on large enterprise-scale network equipment merely by adjusting the number of hardware processor threads recruited.

The combination of Intel architecture processors and HyperScan library enables security solution vendors to create a single platform that readily scales network throughput and satisfies the needs of different market segments without the added cost of working with multiple platforms.

For more information about Intel processors, visit www.intel.com.