Intel® Pentium® and Celeron® Processor N- and J- Series

Specification Update

July 2018

Revision 006
You may not use or facilitate the use of this document in connection with any infringement or other legal analysis concerning Intel products described herein. You agree to grant Intel a non-exclusive, royalty-free license to any patent claim thereafter drafted which includes subject matter disclosed herein.

No license (express or implied, by estoppel or otherwise) to any intellectual property rights is granted by this document. Intel technologies’ features and benefits depend on system configuration and may require enabled hardware, software or service activation. Performance varies depending on system configuration. **No computer system can be absolutely secure.** Check with your system manufacturer or retailer or learn more at [intel.com](https://intel.com).

The products described may contain design defects or errors known as errata which may cause the product to deviate from published specifications. Current characterized errata are available on request.

Intel disclaims all express and implied warranties, including without limitation, the implied warranties of merchantability, fitness for a particular purpose, and non-infringement, as well as any warranty arising from course of performance, course of dealing, or usage in trade.

All information provided here is subject to change without notice. Contact your Intel representative to obtain the latest Intel product specifications and roadmaps.

Copies of documents which have an order number and are referenced in this document may be obtained by calling 1-800-548-4725 or visit www.intel.com/design/literature.htm.

Intel, Intel Core, Pentium, Celeron and the Intel logo, are trademarks of Intel Corporation in the U.S. and/or other countries.

*Other names and brands may be claimed as the property of others.

© 2018 Intel Corporation. All rights reserved.
## Contents

Preface .............................................................................................................................. 5  
Summary Tables of Changes ................................................................................................. 7  
Identification Information ................................................................................................... 12  
Component Marking Information .......................................................................................... 15  
Errata .............................................................................................................................. 16  
Specification Changes ........................................................................................................ 33  
Specification Clarifications ................................................................................................... 34  
Documentation Changes ..................................................................................................... 35

§
## Revision History

<table>
<thead>
<tr>
<th>Revision Number</th>
<th>Description</th>
<th>Revision Date</th>
</tr>
</thead>
<tbody>
<tr>
<td>001</td>
<td>Initial release</td>
<td>August 2016</td>
</tr>
<tr>
<td>002</td>
<td>• Errata</td>
<td>October 2016</td>
</tr>
<tr>
<td></td>
<td>— Added APL25-APL29</td>
<td></td>
</tr>
<tr>
<td>003</td>
<td>• Errata</td>
<td>December 2016</td>
</tr>
<tr>
<td></td>
<td>— Added APL30-APL37</td>
<td></td>
</tr>
<tr>
<td>004</td>
<td>• Errata</td>
<td>January 2017</td>
</tr>
<tr>
<td></td>
<td>— Added APL38-APL42</td>
<td></td>
</tr>
<tr>
<td></td>
<td>— Modified APL27</td>
<td></td>
</tr>
<tr>
<td>005</td>
<td>• Errata</td>
<td>February 2017</td>
</tr>
<tr>
<td></td>
<td>— Added APL43-APL45</td>
<td></td>
</tr>
<tr>
<td></td>
<td>— Modified APL40</td>
<td></td>
</tr>
<tr>
<td>006</td>
<td>• Errata</td>
<td>July 2018</td>
</tr>
<tr>
<td></td>
<td>— Added APL46-APL60</td>
<td></td>
</tr>
</tbody>
</table>

§
Preface

This document is an update to the specifications contained in the documents listed in the following Affected Documents table. It is a compilation of device and document errata and specification clarifications and changes, and is intended for hardware system manufacturers and for software developers of applications, operating system, and tools.

Information types defined in the Nomenclature section of this document are consolidated into this document and are no longer published in other documents. This document may also contain information that has not been previously published.

Note: Throughout this document Intel® Pentium® and Celeron® N- and J- Series Processor is referred as Processor or SoC.

Affected Documents

<table>
<thead>
<tr>
<th>Document Title</th>
<th>Document Number</th>
</tr>
</thead>
<tbody>
<tr>
<td>Intel® Pentium® and Celeron® Processor N- and J- Series Datasheet Volume 1 of 3</td>
<td>334817-001</td>
</tr>
<tr>
<td>Intel® Pentium® and Celeron® Processor N- and J- Series Datasheet Volume 2 of 3</td>
<td>334818-001</td>
</tr>
<tr>
<td>Intel® Pentium® and Celeron® Processor N- and J- Series Datasheet Volume 3 of 3</td>
<td>334819-001</td>
</tr>
</tbody>
</table>

Related Documents

<table>
<thead>
<tr>
<th>Document Title</th>
<th>Document Number/Location</th>
</tr>
</thead>
</table>

Nomenclature

**Errata** are design defects or errors in engineering samples. Errata may cause the processor behavior to deviate from published specifications. Hardware and software designed to be used with any given stepping assumes that all errata documented for that stepping are present on all devices.

**S-Spec Number** is a five-digit code used to identify products. Products are differentiated by their unique characteristics, that is, core speed, L2 cache size, and package type as described in the processor identification information table. Read all notes associated with each S-Spec number.
**Specification Changes** are modifications to the current published specifications. These changes will be incorporated in any new release of the specification.

**Specification Clarifications** describe a specification in greater detail or further highlight a specification’s impact to a complex design situation. These clarifications will be incorporated in any new release of the specification.

**Documentation Changes** include typos, errors, or omissions from the current published specifications. These will be incorporated in any new release of the specification.

*Note:* Errata remain in the specification update throughout the product’s lifecycle, or until a particular stepping is no longer commercially available. Under these circumstances, errata removed from the specification update are archived and available upon request. Specification changes, specification clarifications, and documentation changes are removed from the specification update when the appropriate changes are made to the appropriate product specification or user documentation (datasheets, manuals, and so forth).
The following table indicates the Specification Changes, Errata, Specification Clarifications, or Documentation Changes, which apply to the listed stepings. Intel intends to fix some of the errata in a future stepping of the component, and to account for the other outstanding issues through documentation or Specification Changes as noted. This table uses the following notations:

### Codes Used in Summary Table

#### Stepping

- **X**: Erratum, Specification Change or Clarification that applies to this stepping.
- **(No mark) or (Blank Box)**: This erratum is fixed in listed stepping or specification change does not apply to list stepping.

#### Status

- **Doc**: Document change or update that will be implemented.
- **Plan Fix**: This erratum may be fixed in a future stepping of the product.
- **Fixed**: This erratum has been previously fixed.
- **No Fix**: There is no plan to fix this erratum.

#### Row

<table>
<thead>
<tr>
<th>Row Number</th>
<th>Stepping</th>
<th>Status</th>
<th>Errata Title</th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
<td>B-0</td>
<td>B-1</td>
<td></td>
</tr>
<tr>
<td>APL1</td>
<td>X</td>
<td>X</td>
<td>No Fix</td>
</tr>
<tr>
<td>APL2</td>
<td>X</td>
<td>X</td>
<td>No Fix</td>
</tr>
<tr>
<td>APL3</td>
<td>X</td>
<td>X</td>
<td>No Fix</td>
</tr>
<tr>
<td>Number</td>
<td>Stepping</td>
<td>Status</td>
<td>Errata Title</td>
</tr>
<tr>
<td>--------</td>
<td>----------</td>
<td>--------</td>
<td>--------------</td>
</tr>
<tr>
<td></td>
<td>B-0</td>
<td>B-1</td>
<td>No Fix</td>
</tr>
<tr>
<td>APL4</td>
<td>X</td>
<td>X</td>
<td>SMRAM State-Save Area Above the 4GB Boundary May Cause Unpredictable System Behaviour</td>
</tr>
<tr>
<td>APL5</td>
<td>X</td>
<td>X</td>
<td>POPCNT Instruction May Take Longer to Execute Than Expected</td>
</tr>
<tr>
<td>APL6</td>
<td>X</td>
<td>X</td>
<td>APIC-access VM Exit May Occur instead of SMAP #PF</td>
</tr>
<tr>
<td>APL7</td>
<td>X</td>
<td>X</td>
<td>Some Performance Counter Overflows May Not Be Logged in IA32_PERF_GLOBAL_STATUS When FREEZE_PERFMON_ON_PMI is Enabled</td>
</tr>
<tr>
<td>APL8</td>
<td>X</td>
<td>X</td>
<td>Performance Monitoring OFFCORE_RESPONSE1 Event May Improperly Count L2 Evictions</td>
</tr>
<tr>
<td>APL9</td>
<td>X</td>
<td>X</td>
<td>Debug Exception May Not be Generated on Memory Read Spanning a Cacheline Boundary</td>
</tr>
<tr>
<td>APL11</td>
<td>X</td>
<td>X</td>
<td>Intel® PT OVF Packet May Be Followed by TIP.PGD Packet</td>
</tr>
<tr>
<td>APL12</td>
<td>X</td>
<td>X</td>
<td>Intel® PT OVF May Be Followed By an Unexpected FUP Packet</td>
</tr>
<tr>
<td>APL13</td>
<td>X</td>
<td>X</td>
<td>Performance Monitoring COREWB Offcore Response Event May Overcount</td>
</tr>
<tr>
<td>APL14</td>
<td>X</td>
<td>X</td>
<td>FBSTP May Update FOP/FIP/FDP/FSW Before Exception or VM Exit</td>
</tr>
<tr>
<td>APL15</td>
<td>X</td>
<td>X</td>
<td>PEBS Record May be Generated When Counters Frozen</td>
</tr>
<tr>
<td>APL16</td>
<td>X</td>
<td>X</td>
<td>IA32_PERF_GLOBAL_INUSE[62] May be Set</td>
</tr>
<tr>
<td>APL17</td>
<td>X</td>
<td>X</td>
<td>SATA Interface May Not Loopback Patterns in BIST-L Mode</td>
</tr>
<tr>
<td>APL18</td>
<td>X</td>
<td>X</td>
<td>Using 32-bit Addressing Mode With SD/eMMC Controller May Lead to Unpredictable System Behavior</td>
</tr>
<tr>
<td>Number</td>
<td>Stepping</td>
<td>Status</td>
<td>Errata Title</td>
</tr>
<tr>
<td>---------</td>
<td>----------</td>
<td>----------</td>
<td>----------------------------------------------------------------------------</td>
</tr>
<tr>
<td></td>
<td>B-0</td>
<td>B-1</td>
<td></td>
</tr>
<tr>
<td>APL19</td>
<td>X</td>
<td>X</td>
<td>No Fix</td>
</tr>
<tr>
<td>APL20</td>
<td>X</td>
<td>X</td>
<td>No Fix</td>
</tr>
<tr>
<td>APL21</td>
<td>X</td>
<td>X</td>
<td>No Fix</td>
</tr>
<tr>
<td>APL22</td>
<td>X</td>
<td>X</td>
<td>No Fix</td>
</tr>
<tr>
<td>APL23</td>
<td>X</td>
<td>X</td>
<td>No Fix</td>
</tr>
<tr>
<td>APL24</td>
<td>X</td>
<td>X</td>
<td>No Fix</td>
</tr>
<tr>
<td>APL25</td>
<td>X</td>
<td>X</td>
<td>No Fix</td>
</tr>
<tr>
<td>APL26</td>
<td>X</td>
<td>X</td>
<td>No Fix</td>
</tr>
<tr>
<td>APL27</td>
<td>X</td>
<td>-</td>
<td>Fixed</td>
</tr>
<tr>
<td>APL28</td>
<td>X</td>
<td>X</td>
<td>No Fix</td>
</tr>
<tr>
<td>APL29</td>
<td>X</td>
<td>X</td>
<td>No Fix</td>
</tr>
<tr>
<td>APL30</td>
<td>X</td>
<td>X</td>
<td>No Fix</td>
</tr>
<tr>
<td>APL31</td>
<td>X</td>
<td>X</td>
<td>No Fix</td>
</tr>
<tr>
<td>APL32</td>
<td>X</td>
<td>X</td>
<td>No Fix</td>
</tr>
<tr>
<td>APL33</td>
<td>X</td>
<td>X</td>
<td>No Fix</td>
</tr>
<tr>
<td>APL34</td>
<td>X</td>
<td>X</td>
<td>No Fix</td>
</tr>
<tr>
<td>APL35</td>
<td>X</td>
<td>X</td>
<td>No Fix</td>
</tr>
<tr>
<td>APL36</td>
<td>X</td>
<td>X</td>
<td>No Fix</td>
</tr>
<tr>
<td>Number</td>
<td>Stepping</td>
<td>Status</td>
<td>Errata Title</td>
</tr>
<tr>
<td>--------</td>
<td>----------</td>
<td>--------</td>
<td>--------------</td>
</tr>
<tr>
<td></td>
<td>B-0</td>
<td>B-1</td>
<td></td>
</tr>
<tr>
<td>APL37</td>
<td>X</td>
<td>X</td>
<td>No Fix</td>
</tr>
<tr>
<td>APL38</td>
<td>X</td>
<td>X</td>
<td>No Fix</td>
</tr>
<tr>
<td>APL39</td>
<td>X</td>
<td>X</td>
<td>No Fix</td>
</tr>
<tr>
<td>APL40</td>
<td>X</td>
<td>X</td>
<td>No Fix</td>
</tr>
<tr>
<td>APL41</td>
<td>X</td>
<td>X</td>
<td>No Fix</td>
</tr>
<tr>
<td>APL42</td>
<td>X</td>
<td>X</td>
<td>No Fix</td>
</tr>
<tr>
<td>APL43</td>
<td>X</td>
<td>X</td>
<td>No Fix</td>
</tr>
<tr>
<td>APL44</td>
<td>X</td>
<td>X</td>
<td>No Fix</td>
</tr>
<tr>
<td>APL45</td>
<td>X</td>
<td>X</td>
<td>No Fix</td>
</tr>
<tr>
<td>APL46</td>
<td>X</td>
<td>X</td>
<td>No Fix</td>
</tr>
<tr>
<td>APL47</td>
<td>X</td>
<td>X</td>
<td>No Fix</td>
</tr>
<tr>
<td>APL48</td>
<td>X</td>
<td>X</td>
<td>No Fix</td>
</tr>
<tr>
<td>APL49</td>
<td>X</td>
<td>X</td>
<td>No Fix</td>
</tr>
<tr>
<td>APL50</td>
<td>X</td>
<td>X</td>
<td>No Fix</td>
</tr>
<tr>
<td>APL51</td>
<td>X</td>
<td>X</td>
<td>No Fix</td>
</tr>
</tbody>
</table>
### Summary Tables of Changes

<table>
<thead>
<tr>
<th>Number</th>
<th>Stepping</th>
<th>Status</th>
<th>Errata Title</th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
<td>B-0</td>
<td>B-1</td>
<td></td>
</tr>
<tr>
<td>APL52</td>
<td>X</td>
<td>X</td>
<td>No Fix</td>
</tr>
<tr>
<td>APL53</td>
<td>X</td>
<td>X</td>
<td>No Fix</td>
</tr>
<tr>
<td>APL54</td>
<td>X</td>
<td>X</td>
<td>No Fix</td>
</tr>
<tr>
<td>APL55</td>
<td>X</td>
<td>X</td>
<td>No Fix</td>
</tr>
<tr>
<td>APL56</td>
<td>X</td>
<td>X</td>
<td>No Fix</td>
</tr>
<tr>
<td>APL57</td>
<td>X</td>
<td>X</td>
<td>No Fix</td>
</tr>
<tr>
<td>APL58</td>
<td>X</td>
<td>X</td>
<td>No Fix</td>
</tr>
<tr>
<td>APL59</td>
<td>X</td>
<td>X</td>
<td>No Fix</td>
</tr>
<tr>
<td>APL60</td>
<td>X</td>
<td>X</td>
<td>No Fix</td>
</tr>
</tbody>
</table>

<table>
<thead>
<tr>
<th>Number</th>
<th>Specification Changes</th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
<td>None</td>
</tr>
</tbody>
</table>

<table>
<thead>
<tr>
<th>Number</th>
<th>Specification Clarifications</th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
<td>None</td>
</tr>
</tbody>
</table>

<table>
<thead>
<tr>
<th>Number</th>
<th>Documentation Changes</th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
<td>None</td>
</tr>
</tbody>
</table>

§
The processor stepping can be identified by the following registers contents:

### Table 1. Processor Signature by Using Programming Interface

<table>
<thead>
<tr>
<th>Reserved</th>
<th>Extended Family</th>
<th>Extended Model</th>
<th>Reserved</th>
<th>Processor Type</th>
<th>Family Code</th>
<th>Model Number</th>
<th>Stepping ID</th>
</tr>
</thead>
<tbody>
<tr>
<td>0x0</td>
<td>0x00</td>
<td>0x5</td>
<td>0</td>
<td>0</td>
<td>0x6</td>
<td>0xC</td>
<td>0x9</td>
</tr>
</tbody>
</table>

**NOTES:**

1. The Extended Family, Bits [27:20] are used in conjunction with the Family Code, specified in Bits [11:8], to indicate whether the processor belongs to the Intel® 386™, Intel® 486™, Pentium®, Pentium® Pro, Pentium® 4, Intel® Core™2, or Intel® Atom™ processor series.
2. The Extended Model, Bits [19:16] in conjunction with the Model Number, specified in Bits [7:4], are used to identify the model of the processor within the processor's family.
3. The Processor Type, specified in Bits [13:12] indicates whether the processor is an original OEM processor, an OverDrive processor, or a dual processor (capable of being used in a dual processor system).
5. The Model Number corresponds to Bits [7:4] of the EDX register after RESET, Bits [7:4] of the EAX register after the CPUID instruction is executed with a 1 in the EAX register, and the model field of the Device ID register is accessible through Boundary Scan.
6. The Stepping ID in Bits [3:0] indicates the revision number of that model.

When EAX is initialized to a value of 1, the CPUID instruction returns the Extended Family, Extended Model, Type, Family, Model and Stepping value in the EAX register.

**Note:** The EDX processor signature value after reset is equivalent to the processor signature output value in the EAX register.
<table>
<thead>
<tr>
<th>Processor Line</th>
<th>Stepping</th>
<th>Vendor ID¹</th>
<th>Host Device ID²</th>
<th>Processor Graphics Device ID³</th>
<th>Revision ID⁴</th>
</tr>
</thead>
<tbody>
<tr>
<td>Intel® Pentium® Processor Series and</td>
<td>B-0</td>
<td>8086</td>
<td>5AF0</td>
<td>Pentium®: 0x5A84</td>
<td>0x0A</td>
</tr>
<tr>
<td>Intel® Celeron® Processor Series</td>
<td></td>
<td></td>
<td></td>
<td>Celeron®: 0x5A85</td>
<td></td>
</tr>
<tr>
<td>Intel® Pentium® Processor Series and</td>
<td>B-1</td>
<td>8086</td>
<td>5AF0</td>
<td>Pentium®: 0x5A84</td>
<td>0x0B</td>
</tr>
<tr>
<td>Intel® Celeron® Processor Series</td>
<td></td>
<td></td>
<td></td>
<td>Celeron®: 0x5A85</td>
<td></td>
</tr>
</tbody>
</table>

**NOTES:**
1. The Vendor ID corresponds to bits 15:0 of the Vendor ID Register located at offset 00h–01h in the PCI function 0 configuration space.
2. The Host Device ID corresponds to bits 15:0 of the Device ID Register located at Device 0 offset 02h–03h in the PCI function 0 configuration space.
3. The Processor Graphics Device ID (DID2) corresponds to bits 15:0 of the Device ID Register located at Device 2 offset 02h–03h in the PCI function 0 configuration space.
4. The Revision Number corresponds to bits 7:0 of the Revision ID Register located at offset 08h in the PCI function 0 configuration space.
### Table 3. Identification Table for Processor Series

<table>
<thead>
<tr>
<th>S-Spec</th>
<th>MM#</th>
<th>Stepping</th>
<th>Processor Number</th>
<th>Functional Core</th>
<th>Core Speed</th>
<th>Integrated Graphics Core Speed</th>
<th>TDP (W)</th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Burst Frequency Mode (BFM) 2C/1C</td>
<td>High Frequency Mode (HFM)</td>
<td>Burst Frequency</td>
</tr>
<tr>
<td>R2Y9</td>
<td>951483</td>
<td>B-0</td>
<td>Pentium® N4200</td>
<td>4</td>
<td>2.4 GHz/2.5 GHz</td>
<td>1.1 GHz</td>
<td>750 MHz</td>
</tr>
<tr>
<td>R2YA</td>
<td>951484</td>
<td>B-0</td>
<td>Celeron® N3450</td>
<td>4</td>
<td>2.1 GHz/2.2 GHz</td>
<td>1.1 GHz</td>
<td>700 MHz</td>
</tr>
<tr>
<td>R2YB</td>
<td>951485</td>
<td>B-0</td>
<td>Celeron® N3350</td>
<td>2</td>
<td>2.3 GHz/2.4 GHz</td>
<td>1.1 GHz</td>
<td>650 MHz</td>
</tr>
<tr>
<td>R2ZA</td>
<td>951843</td>
<td>B-1</td>
<td>Pentium® J4205</td>
<td>4</td>
<td>2.5 GHz/2.6 GHz</td>
<td>1.5 GHz</td>
<td>800 MHz</td>
</tr>
<tr>
<td>R2Z9</td>
<td>951842</td>
<td>B-1</td>
<td>Celeron® J3455</td>
<td>4</td>
<td>2.2 GHz/2.3 GHz</td>
<td>1.5 GHz</td>
<td>750 MHz</td>
</tr>
<tr>
<td>R2Z8</td>
<td>951841</td>
<td>B-1</td>
<td>Celeron® J3355</td>
<td>2</td>
<td>2.4 GHz/2.5 GHz</td>
<td>2.0 GHz</td>
<td>700 MHz</td>
</tr>
<tr>
<td>R2Z5</td>
<td>951830</td>
<td>B-1</td>
<td>Pentium® N4200</td>
<td>4</td>
<td>2.4 GHz/2.5 GHz</td>
<td>1.1 GHz</td>
<td>750 MHz</td>
</tr>
<tr>
<td>R2Z6</td>
<td>951833</td>
<td>B-1</td>
<td>Celeron® N3450</td>
<td>4</td>
<td>2.1 GHz/2.2 GHz</td>
<td>1.1 GHz</td>
<td>700 MHz</td>
</tr>
<tr>
<td>R2Z7</td>
<td>951834</td>
<td>B-1</td>
<td>Celeron® N3350</td>
<td>2</td>
<td>2.3 GHz/2.4 GHz</td>
<td>1.1 GHz</td>
<td>650 MHz</td>
</tr>
</tbody>
</table>
Processor shipments can be identified by the following component markings and example pictures.

**Figure 1. Processor Family Top-Side Markings**

**SAMPLE MARKING INFORMATION:**
- GRP1LINE: SN345
- GRP1LINE1: swirl
- GRP2LINE1: FPO45678
- GRP3LINE1: SSPEC
- GRP4LINE1: {eX}
Errata

APL1  Split Access to APIC-access Page May Access Virtual-APIC Page
Problem: A read from the APIC-access page that splits a cacheline boundary should cause an APIC-access VM exit. Due to this erratum, the processor may redirect such accesses to the virtual-APIC page without causing an APIC-access VM exit.
Implication: Guest software that attempts to access its APIC with a cacheline split may not be properly virtualized.
Workaround: None identified.
Status: For the steppings affected, see the Summary Tables of Changes.

APL2  PEBS Record EventingIP Field May be Incorrect After CS.Base Change
Problem: Due to this erratum, a PEBS (Precise Event Base Sampling) record generated after an operation that changes the CS.Base may contain an incorrect address in the EventingIP field.
Implication: Software attempting to identify the instruction that caused the PEBS event may report an incorrect instruction when non-zero CS.Base is supported and CS.Base is changed. Intel has not observed this erratum to impact the operation of any commercially available system.
Workaround: None identified.
Status: For the steppings affected, see the Summary Tables of Changes.

APL3  Performance Monitor Instructions Retired Event May Not Count Consistently
Problem: Performance Monitor Instructions Retired (Event C0H; Umask 00H) and the instruction retired fixed counter (IA32_FIXED_CTR0 MSR (309H)) are used to track the number of instructions retired. Due to this erratum, certain situations may cause the counter(s) to increment when no instruction has retired or to not increment when specific instructions have retired.
Implication: A performance counter counting instructions retired may over or under count. The count may not be consistent between multiple executions of the same code.
Workaround: None identified.
Status: For the steppings affected, see the Summary Tables of Changes.

APL4  SMRAM State-Save Area Above the 4GB Boundary May Cause Unpredictable System Behavior
Problem: If BIOS uses the RSM instruction to load the SMBASE register with a value that would cause any part of the SMRAM state-save area to have an address above 4-GBytes,
subsequent transitions into and out of SMM (system-management mode) might save and restore processor state from incorrect addresses.

**Implication:** This erratum may cause unpredictable system behavior. Intel has not observed this erratum with any commercially available system.

**Workaround:** Ensure that the SMRAM state-save area is located entirely below the 4GB address boundary.

**Status:** For the steppings affected, see the Summary Tables of Changes.

**APL5**

**POPCNT Instruction May Take Longer to Execute Than Expected**

**Problem:** POPCNT instruction execution with a 32 or 64 bit operand may be delayed until previous non-dependent instructions have executed.

**Implication:** Software using the POPCNT instruction may experience lower performance than expected.

**Workaround:** None identified.

**Status:** For the steppings affected, see the Summary Tables of Changes.

**APL6**

**APIC-access VM Exit May Occur Instead of SMAP #PF**

**Problem:** A supervisor-mode data access through a user-mode page should cause a #PF if CR4.SMAP (Supervisor-Mode Access Prevention) is 1 and EFLAGS.AC is 0. Due to this erratum, a guest supervisor mode access to the APIC-access page may cause an APIC-access VM exit instead of a #PF due to SMAP.

**Implication:** A guest may miss an SMAP violation if it maps its APIC through a user-mode page. Intel has not observed this erratum with any commercially available software.

**Workaround:** Guest software should not map their APIC to a user mode page and attempt to access it from supervisor mode.

**Status:** For the steppings affected, see the Summary Tables of Changes.

**APL7**

**Some Performance Counter Overflows May Not Be Logged in IA32_PERF_GLOBAL_STATUS When FREEZE_PERFMON_ON_PMI is Enabled**

**Problem:** When enabled, FREEZE_PERFMON_ON_PMI bit 12 in IA32_DEBUGCTL MSR (1D9H) freezes PMCs (performance monitoring counters) on a PMI (Performance Monitoring Interrupt) request by setting CTR_Frz bit 49 in IA32_PERF_GLOBAL_STATUS MSR (38EH). Due to this erratum, if FREEZE_PERFMON_ON_PMI is enabled, PMC overflows that occur within a few cycles of a PMI being pended may not be logged in IA32_PERF_GLOBAL_STATUS MSR.

**Implication:** A performance counter may overflow but not set the overflow bit in IA32_PERF_GLOBAL_STATUS MSR.

**Workaround:** Re-enabling the PMCs in IA32_PERF_GLOBAL_CTRL will log the overflows that were not previously logged in IA32_PERF_GLOBAL_STATUS
**APL8**  **Performance Monitoring OFFCORE_RESPONSE1 Event May Improperly Count L2 Evictions**

**Problem:** Due to this erratum, a performance monitoring counter configured to count OFFCORE_RESPONSE1 (Event B7H, Umask 02H) uses MSR_OFFCORE_RSP0.COREWB (MSR 1A6H, bit 3) instead of the expected MSR_OFFCORE_RSP1.COREWB (MSR 1A7H, bit 3).

**Implication:** A performance monitoring counter using the OFFCORE_RESPONSE1 event will not count L2 evictions as expected when the COREWB value is not the same in MSR_OFFCORE_RSP1 and in MSR_OFFCORE_RSP0.

**Workaround:** None identified.

**Status:** For the steppings affected, see the Summary Tables of Changes.

---

**APL9**  **Debug Exception May Not be Generated on Memory Read Spanning a Cacheline Boundary**

**Problem:** A debug exception should be generated on a read which accesses an address specified by a breakpoint address register (DR0-DR3) and its LENn field (in DR7) configured to monitor data reads. Due to this erratum, under complex micro architectural conditions the processor may not trigger a debug exception on a memory read that spans a cacheline boundary.

**Implication:** When this erratum occurs, a debugger is not notified of a read that matches a data breakpoint.

**Workaround:** None identified.

**Status:** For the steppings affected, see the Summary Tables of Changes.

---


**Problem:** CR3[11:5] are used to locate the page-directory-pointer table only in PAE paging mode. When using Intel PT (Processor Trace), those bits of CR3 are compared to IA32_RTIT_CR3_MATCH (MSR 572H) when IA32_RTIT_CTL.CR3Filter (MSR 570H bit 7) is set, independent of paging mode.

**Implication:** Any value written to the ignored CR3[11:5] bits which can only be non-zero outside of PAE paging mode must also be written to IA32_RTIT_CR3_MATCH[11:5] in order to result in a CR3 filtering match.

**Workaround:** None identified.

**Status:** For the steppings affected, see the Summary Tables of Changes.

---

**APL11**  **Intel® PT OVF Packet May Be Followed by TIP.PGD Packet**

**Problem:** If Intel PT (Processor Trace) encounters an internal buffer overflow and generates an OVF (Overflow) packet just as IA32_RTIT_CTL (MSR 570H) bit 0 (TraceEn) is cleared,
or during a far transfer that causes IA32_RTIT_STATUS.ContextEn[1] (MSR 571H) to be cleared, the OVF may be followed by a TIP.PGD (Target Instruction Pointer - Packet Generation Disable) packet.

**Implication:** The Intel PT decoder may not expect a TIP.PGD to follow an OVF which could cause a decoder error.

**Workaround:** The Intel PT decoder should ignore a TIP.PGD that immediately follows OVF.

**Status:** For the steppings affected, see the Summary Tables of Changes.

**APL12 Intel® PT OVF May Be Followed By an Unexpected FUP Packet**

**Problem:** Certain Intel PT (Processor Trace) packets, including FUPs (Flow Update Packets), should be issued only between TIP.PGE (Target IP Packet - Packet Generation Enable) and TIP.PGD (Target IP Packet - Packet Generation Disable) packets. When outside a TIP.PGE/TIP.PGD pair, as a result of IA32_RTIT_STATUS.FilterEn[0] (MSR 571H) being cleared, an OVF (Overflow) packet may be unexpectedly followed by a FUP.

**Implication:** The Intel PT decoder may incorrectly assume that tracing is enabled and resume decoding from the FUP IP.

**Workaround:** The Intel PT decoder may opt to scan ahead for other packets to confirm whether PacketEn is set.

**Status:** For the steppings affected, see the Summary Tables of Changes.

**APL13 Performance Monitoring COREWB Offcore Response Event May Overcount**

**Problem:** An L2 eviction may affect the OFFCORE_RSP1 and OFFCORE_RSP2 events configured to count COREWB when the eviction is caused by an access made by a different core sharing the L2 cache.

**Implication:** The offcore response events may overcount when configured to count COREWB occurrence.

**Workaround:** None identified.

**Status:** For the steppings affected, see the Summary Tables of Changes.

**APL14 FBSTP May Update FOP/FIP/FDP/FSW Before Exception or VM Exit**

**Problem:** Due to this erratum, a FBSTP whose memory access causes an exception (e.g. #PF or #GP) or VM exit (e.g. EPT violation), may unexpectedly update FOP, FIP, FDP, FSW.IE or FSW.PE. FSW.ES is not affected by this erratum.

**Implication:** An x87 exception handler that executes an FBSTP but relies on the FP exception state being unchanged after taking a memory exception may not behave as expected. Intel has not observed this erratum with any commercially available software.

**Workaround:** None identified.

**Status:** For the steppings affected, see the Summary Tables of Changes.
APL15  **PEBS Record May be Generated When Counters Frozen**

**Problem:** When Performance Monitoring counters are frozen due to IA32_PERF_GLOBAL_STATUS.CTR_Frz MSR (38EH, bit 59) being set, a PEBS (Processor Event Based Sampling) record may still be generated for counter 0 when the event specified by IA32_PERFEVTSEL0 MSR (186H) occurs.

**Implication:** An unexpected PEBS record may cause performance analysis software to behave unexpectedly.

**Workaround:** None identified.

**Status:** For the steppings affected, see the Summary Tables of Changes.

---

APL16  **IA32_PERF_GLOBAL_INUSE [62] May be Set**

**Problem:** IA32_PERF_GLOBAL_INUSE MSR (392H) bit 62 is reserved. However, due to this erratum, it may sometimes be read as 1.

**Implication:** A read of IA32_PERF_GLOBAL_INUSE MSR may see bit 62 set in the result.

**Workaround:** None identified.

**Status:** For the steppings affected, see the Summary Tables of Changes.

---

APL17  **SATA Interface May Not Loopback Patterns in BIST-L Mode**

**Problem:** In certain BIST-L TX compliance test setups on SATA interface, the first 10b in the MFTP (Mid Frequency Test Pattern), i.e. 333h, inserted by J-BERT has disparity mismatch with the previous 10b, i.e. 363h, of previous HFTP (High Frequency Test Pattern) block. 333h has negative beginning disparity while 363h has positive ending disparity. When SoC detects disparity mismatch, it does not re-compute the running disparity based on the received 333h.

**Implication:** Due to this erratum, SATA interface may not correctly loopback patterns in BIST-L mode. This erratum does not impact BIST-T compliance mode.

**Workaround:** While using BIST-L loopback mode for SATA TX compliance testing, if a disparity error is encountered in subsequent MFTP block after receiving BIST-L FIS and HFTP block, insert a non-ALIGN primitive to correct back the disparity error at the beginning of MFTP pattern.

**Status:** For the steppings affected, see the Summary Tables of Changes.

---

APL18  **Using 32-bit Addressing Mode With SD/eMMC Controller May Lead to Unpredictable System Behavior**

**Problem:** SD/eMMC DMA transfers using 32-bit addressing mode may lead to unpredictable system behavior.

**Implication:** Due to this erratum, unpredictable system behavior may occur.

**Workaround:** SD/eMMC software should use the 64-bit addressing mode with the 96-bit descriptor format.
**Status:** For the steppings affected, see the Summary Tables of Changes.

**APL19 VDD2 Cannot Operate at 1.35V**

**Problem:** VDD2 power rail cannot operate at 1.35V.

**Implication:** Due to this erratum, merging VDD2 and VDDQ platform rails at 1.35V is not supported. This erratum does not impact the ability to merge VDD2 and VDDQ rails at 1.24V.

**Workaround:** None identified.

**Status:** For the steppings affected, see the Summary Tables of Changes.

**APL20 SATA Host Controller Does Not Pass Certain Compliance Tests**

**Problem:** The SoC SATA host controller OOB (Out of Band) Host Responses, OOB Transmit Gap, and OOB Transmit Burst Length do not pass Serial ATA Interoperability Program Revision 1.4.3, Unified Test Document Version 1.01 tests OOB-03[a/b], OOB-05, and OOB-06[a/b].

**Implication:** Intel has not observed any functional failures due to this erratum.

**Workaround:** None identified.

**Status:** For the steppings affected, see the Summary Tables of Changes.

**APL21 Certain MCA Events May Incorrectly Set Overflow Bit**

**Problem:** A single machine check event may incorrectly set OVER (bit 62) of IA32_MC4_STATUS (MSR 411H). The affected MCA events are Unsupported IDI opcode (MCACOD 0x0408, MSCOD 0x0000), WBMTo* access to MMIO (MCACOD 0x0408, MCACOD 0x0003) and CLFLUSH to MMIO (MCACOD 0x0408, MCACOD 0x0004).

**Implication:** Software analyzing system machine check error logs may incorrectly think that multiple errors have occurred. Intel has not observed this erratum impacting commercially available systems.

**Workaround:** None identified.

**Status:** For the steppings affected, see the Summary Tables of Changes.

**APL22 The Shadow Register For DDR3L MR2 is 10 Bits Wide Instead of 11 Bits**

**Problem:** The shadow register for DDR3L MR2 (D_CR_TQOFFSET.MR_VALUE) is only 10 bits whereas the MR2 register in DRAM devices is 11 bits.

**Implication:** At self-refresh entry, the memory controller writes the shadow MR2 register to the DRAM appending 0 for the 11th bit.

**Workaround:** If a design needs to set MR2’s 11th bit, BIOS should set D_CR_TQCTL.SRTEN = 0 at MCHBAR offset 0x1A50 (multicast address) and write 1 to bit 7 of MR2 inside the DRAM to enable self-refresh Extended Temperature Mode all the time.
**Status:** For the steppings affected, see the Summary Tables of Changes.

**APL23 HD Audio Recording May Experience a Glitch While Opening or Closing Audio Streams**

**Problem:** Setting CRSTB (bit 0 at Intel HD Audio Base Address + 8) to zero when opening and closing audio streams may result in audio glitches.

**Implication:** Due to this erratum, audio glitches may occur while opening or closing audio streams.

**Workaround:** Avoid setting CRSTB (bit 0 at Intel HD Audio Base Address + 8) to zero unless entering D3 for system suspend or unless asserting platform reset for reboot.

**Status:** For the steppings affected, see the Summary Tables of Changes.

**APL24 xHCI Host Initiated LPM L1 May Cause a Hang**

**Problem:** If USB 2.0 device supports hardware LPM (Low Power Mode) and causes the host to initiate L1, then the host may inadvertently generate a transaction error during the Hardware LPM entry process.

**Implication:** The host will automatically re-enumerate the device repeatedly, resulting in a soft hang.

**Workaround:** A BIOS code change has been identified and may be implemented as a workaround for this erratum.

**Status:** For the steppings affected, see the Summary Tables of Changes.

**APL25 USB Device Controller Incorrectly Interprets U3 Wakeup For Warm Reset**

**Problem:** xHCI violates USB 3 specification for tU3WakeupRetryDelay, which dictates time to initiate the U3 wakeup LFPS Handshake signaling after an unsuccessful LFPS handshake. XHCI employs 12us for tU3WakeupRetryDelay instead of 100ms [as defined per spec].

**Implication:** Device may incorrectly interpret the LFPS asserted [due to the short tU3WakeupRetryDelay time] for duration greater than tResetDelay. If resume fails on the host side, this will be detected as a warm reset from xHCI and transition into Rx.Detect LTSSM state. Due to this erratum, the device may fail to respond to xHCI-initiated U3 wakeup request.

**Workaround:** None identified.

**Status:** For the steppings affected, see the Summary Tables of Changes.

**APL26 SPI Flash Transaction Failure With Software Sequencing**

**Problem:** Invalid instruction fields on Flash Invalid Instructions Registers (FLILL - FCBAh + 004h; FLILL1 - FCBAh + 008h) in flash descriptor contains opcodes that flash controller should protect against. SPI flash transactions will fail unless non-zero opcode is written to the invalid instruction fields.
Implication: Due to this erratum, SPI flash will not function with software sequencing if zero op-code is written to invalid instruction fields in flash descriptor data structure of the image.

Workaround: Program invalid instruction fields in flash descriptor with non-zero op-code. Hence, all illegal instructions and pre-opcode locations will have to be programmed with op-codes in the flash descriptor.

Status: For the steppings affected, see the Summary Tables of Changes.

**APL27 USB 2.0 Timing Responsiveness Degradation**

Problem: USB specification requires 1ms resume reflection time from platform to the device indicating USB resume/wake. Due to this erratum, SoC implementation violates the USB2 timing specification.

Implication: When this erratum occurs, USB devices that are sensitive to this timing specification may cease to function or re enumerate upon waking from suspend.

Workaround: None identified.

Status: For the steppings affected, see the Summary Tables of Changes.

**APL28 D3 Entry or D3 Exit May Fail For Certain Integrated PCIe Functions**

Problem: Due to this erratum, the SoC may fail to correctly execute the D3 entry flow or the D3 exit flow for certain integrated PCIe functions.

Implication: If the affected PCI device fails to correctly enter D3, the SoC may not enter S0ix low power states. If the affected PCI device fails to correctly exit D3, the device will not function.

Workaround: To work around the D3 entry issue, software can implement an ACPI _PS3 method to verify PMCSR (bits 1:0) indicates the device has entered D3. If the device has not entered D3, the D3 entry steps should be repeated. To work around the D3 exit issue, software can issue a read to any device register prior to programming any DMA transfers.

Status: For the steppings affected, see the Summary Tables of Changes.

**APL29 PM1_STS_EN.WAK_STS Gets Set During S0**

Problem: PM1_STS_EN.WAK_STS (Offset 0h, B1 15) is supposed to be set to '1' only upon exit from a valid sleep state. Due to this erratum, this bit gets set to '1' by a valid and enabled wake source during S0 and S0ix.

Implication: SCI (System Control Interrupt) OS flows from PM1_STS_EN or GPE0*_STS (B: 0, D: 13, F: 1, Offset 20h/24h/28h/2Ch) that also read PM1_STS_EN.WAK_STS may not operate as expected.

Workaround: The platform should either use an alternate GPE (General Purpose Event) to route the SCI or the OS should ignore WAK_STS in S0.

Status: For the steppings affected, see the Summary Tables of Changes.
**APL30  A Store Instruction May Not Wake up MWAIT**

**Problem:** One use of the MONITOR/MWAIT instruction pair is to allow a logical processor to wait in a sleep state until a store to the armed address range occurs. Due to this erratum, stores to the armed address range may not trigger MWAIT to resume execution.

**Implication:** The logical processor that executed the MWAIT instruction may not resume execution until it receives an interrupt. Software that does not rely on stores to the armed address range to wake a logical processor from an MWAIT sleep state is not affected by this erratum.

**Workaround:** Software needs to use interrupts to wake processors from MWAIT-induced sleep states.

**Status:** For the steppings affected, see the Summary Tables of Changes.

**APL31  De-asserting BME Bit May Cause System Hang**

**Problem:** If the BME (Bus Master Enable) bit in the ISP (Image Signal Processor) Device 3 PCI Configuration Space is de-asserted while the camera device is processing an image, the system may hang.

**Implication:** When this erratum occurs, the system may become non-responsive. Intel has not observed this erratum to impact commercially available software.

**Workaround:** Do not de-assert BME while the camera is active.

**Status:** For the steppings affected, see the Summary Tables of Changes.

**APL32  Storage Controllers May Not Be Power Gated**

**Problem:** When disabled or placed in D3 state by BIOS, the SD Card and SDIO storage controllers may not be power gated unless this is done prior to the eMMC controller being disabled or placed in D3 state.

**Implication:** Due to this erratum, storage controllers may not be power gated. This erratum does not apply to SKUs without eMMC controllers.

**Workaround:** BIOS should ensure the SD Card and SDIO controllers are disabled before disabling the eMMC controller or putting it into D3.

**Status:** For the steppings affected, see the Summary Tables of Changes.

**APL33  Reading an Intel® Trace Hub Register After a Write to an Undefined Register May Fail**

**Problem:** Reading an Intel TH (Trace Hub) register (Bus 0; Device 0; Function 2; Offset is register specific) may fail after attempting to write an undefined Intel TH register location (undefined locations are those not documented in the Intel Trace Hub Developer’s Manual).

**Implication:** When this erratum occurs, reading a defined Intel TH register returns all zeroes regardless of its actual values.
Workaround: Software should not attempt to write to undefined Intel TH register locations.

Status: For the steppings affected, see the Summary Tables of Changes.

APL34 Deasserting PCICMD_PCIEST.BME Before Stopping ISP Camera Driver May Lead to a System Hang

Problem: If PCICMD_PCIEST.BME (Bus configured by BIOS: Device: 3; Function: 0; Offset: 4h; Bit 2) is de-asserted without first stopping the ISP camera driver, the system may hang.

Implication: If the PCICMD_PCIEST.BME register bit in the ISP is de-asserted, while the ISP (Image Signal Processor) is processing a data stream, the system may hang.

Workaround: Software should not de-assert BME without first stopping the ISP camera driver.

Status: For the steppings affected, see the Summary Tables of Changes.

APL35 Certain Invalidation Wait Descriptors May Cause VT-d to Hang

Problem: An inv_wait_dsc (Invalidation Wait Descriptor) with IF=0 (do not generate an interrupt on completion) and SW=0 (do not write status-word on completion) will prevent VT-d from processing subsequent commands.

Implication: When this erratum occurs, subsequent commands submitted to the Invalidation Queue will not be processed.

Workaround: Ensure all inv_wait_dsc have the IF bit and/or the SW bit set to ‘1’.

Status: For the steppings affected, see the Summary Tables of Changes.

APL36 Certain VT-d SVM Registers Are Writeable

Problem: VT-d engines that do not advertise SVM (Shared Virtual Memory) capability should treat the 32-bit registers at VTDBAR offsets 0xDC, 0xE0, 0xE4, 0xE8 and 0xEC as reserved and read-only. Due to this erratum, these registers are writable.

Implication: Writing the listed registers does not affect the operation of the SoC.

Workaround: None identified.

Status: For the steppings affected, see the Summary Tables of Changes.

APL37 Changing VT-d Event Interrupt Configuration Control Registers May Not Behave as Expected

Problem: Due to this erratum, the sequence used to change VT-d event interrupt service routine configuration for Fault Events and for Invalidation Events may not work as expected. Specifically, reading one of the associated configuration registers does not serialize VT-d event interrupts. As a result, VT-d event interrupts that were issued using the previous interrupt service configuration may be delivered after software has observed the interrupt service configuration to be updated.
Errata

Implication: VT-d event interrupts using stale configuration information may be lost or cause unexpected behavior. Intel has not observed this erratum to impact commercially available software.

Workaround: Reading a VT-d event control register twice achieves the intended interrupt serialization.

Status: For the steppings affected, see the Summary Tables of Changes.

APL38 SoC May Not Meet The V_{OL(MAX)} Specification for THERMTRIP_N

Problem: Under certain platform configurations and conditions, when the SoC asserts THERMTRIP_N, it may not meet the V_{OL(MAX)} specification.

Implication: When this erratum occurs, the platform may not detect the assertion of THERMTRIP_N. This may, in turn, prevent the power-button override capability from resetting the platform-place the platform in a non-responsive state requiring the platform to go to G3 (completely drained battery needed) in order to reboot.

Workaround: A platform design change has been identified as a workaround for this erratum.

Status: For the steppings affected, see the Summary Tables of Changes.

APL39 Intermittent CATERR may occur when back to back Host controller reset is performed

Problem: The xHCI host controller may fail to respond, due to an internal race condition, if consecutive xHCI Host Controller resets are performed.

Implication: A processor CATERR may occurs during long duration reboot testing or S4/S5 cycling tests.

Workaround: Software should add a 120ms delay in between consecutive xHCI host controller resets.

Status: For the steppings affected, see the Summary Tables of Changes.

APL40 Discrete TPM May Not be Accessible Through Fast SPI Bus

Problem: Accesses to a TPM device attached on Fast SPI bus will not succeed unless a flash device is also attached on Fast SPI bus.

Implication: Due to this erratum, the system is not able to communicate with a TPM device attached to the Fast SPI bus by itself. The integrated TPM (Intel Platform Trust Technology) is not affected by this erratum. Any TPM attached to the LPC bus is not affected by this erratum.

Workaround: None identified.

Status: For the steppings affected, see the Summary Tables of Changes.
Errata

APL41  **USB xHCI Controller May Not Re-enter a D3 State After a USB Wake Event**

**Problem:** After processing a USB 3.0 wake event, the USB xHCI controller may not re-enter D3 state.

**Implication:** When the failure occurs, the system will not enter an Sx state.

**Workaround:** Software should clear bit 8 PME Enable (PME_EN) of PM_CS--Power management Control/Status Register (USB xHCI-D21:F0: Offset 74h) after the controller enters D0 state following an exit from D3.

**Status:** For the steppings affected, see the Summary Tables of Changes.

APL42  **Updating or Disabling xHCI Controller Driver May Prevent Entering S0ix**

**Problem:** Updating or disabling xHCI controller driver will disable xHCI RTD3 Power Gating preventing the SoC from entering S0ix sleep states.

**Implication:** Due to this erratum, the SoC does not enter S0ix until the driver is updated/re-enabled following a system reboot.

**Workaround:** None identified.

**Status:** For the steppings affected, see the Summary Tables of Changes.

APL43  **Intel® Trace Hub PTI Pattern Generator May Stop Working When Width is Changed While Enabled**

**Problem:** Intel TH (Trace Hub) PTI (Parallel Trace Interface) pattern generator feature is used to test the connectivity between PTI port and trace capture hardware. Due to this erratum, once enabled the pattern generator may hang if the width is decreased.

**Implication:** Intel TH's pattern generator feature stops working when users decrease the width.

**Workaround:** Intel TH's PTI pattern generator width should be reconfigured only after an Intel® Trace Hub soft reset. Intel® Trace Hub Soft reset can be done by setting NPKDSC.FLR bit to '1'.

**Status:** For the steppings affected, see the Summary Tables of Changes.

APL44  **STHCAP1.RTITCNT Field Value Does Not Correctly Indicate The Number of Channels Supported**

**Problem:** The RTITCNT field (bits[19:16]) of the STHCAP1 CSR (offset 04004H from MTB_BAR) does not indicate the correct number of channels supported by Intel® Trace Hub for Intel® Processor Trace.

**Implication:** The RTITCNT field value cannot be used.

**Workaround:** The correct number of channels can be obtained from SoC datasheet.

**Status:** For the steppings affected, see the Summary Tables of Changes.
APL45 Camera Device Does Not Issue an MSI When INTx is Enabled

Problem: When both MSI (Message Signaled Interrupts) and legacy INTx are enabled by the camera device, INTx is asserted rather than issuing the MSI, in violation of the PCI Local Bus Specification.

Implication: Due to this erratum, camera device interrupts can be lost leading to device failure.

Workaround: The camera device must disable legacy INTx by setting bit 10 of PCICMD (Bus 0; Device 3; Function 0; Offset 04H) before MSI is enabled.

Status: For the steppings affected, see the Summary Tables of Changes.

APL46 Data Breakpoints May Not be Detected on Split Reads

Problem: A debug exception should be generated on a read which accesses an address specified by a breakpoint address register and its LENn field configured to monitor data reads. Due to this erratum, under complex microarchitectural conditions the processor may not trigger a debug exception on a cacheline split memory read.

Implication: A debugger may not be notified when a read occurs that should match a data breakpoint if the read splits a cacheline.

Workaround: None identified.

Status: For the steppings affected, see the Summary Tables of Changes.

APL47 System May Experience Inability to Boot or May Cease Operation or Nonfunctioning of LPC, SD card and RTC Circuitry

Problem: Under certain conditions LPC, SD card and RTC circuitry may stop functioning in the outer years of use.

Implication: Systems experiencing the LPC circuitry issue may cause operation to cease or inability to boot. Systems experiencing the RTC issue may exhibit an inability to boot or may cease operation. Systems experiencing SD card circuitry issue may cause SD cards to be unrecognized. Intel has only observed this behavior in simulation. Designs that implement the LPC interface at 1.8V signal voltage are not affected by the LPC issue. Systems designed with a coin cell battery are not affected by the RTC issue.

Workaround: The circuit life can be extended by clock gating or power gating when appropriate. LPC: The firmware of devices connected to LPC should deassert the LPC CLKRUN# signal when there is no bus activity on LPC. In addition, system BIOS should:
- Enable LPC CLKRUN# by setting LPC PCI offset E0h[0] to 1b.
- Enable LPC PCE (Power Control Enable) by setting IOSF-SB port 0xD2 offset 0x341D bit3 and bit0
- Enable LPC CCE (Clock Control Enable) by setting IOSF-SB port 0xD2 offset 0x341C bits [3:0]
- Set LPC SCNT (SERIRQ Control) Mode to Quiet Mode in LPC_CFG register, offset 0x64

If LPC is connected to a debug header or not connected on the board, system BIOS should put LPC pads in GPIO mode.

If a device can initiate traffic on LPC or implements SERIRQ, it is required to support CLKRUN# protocol and connect CLKRUN# signal to SoC.
If a device does not initiate traffic on LPC and if it does not support CLKRUN# protocol, CLKRUN# on SoC can be disconnected or tied through a weak pull-up to VCC. LPC CLKRUN# should never be tied to ground.

**SD Card:** Usage of 3.3v only SD cards should be minimized and usage should be limited to UHS-I type SD cards.

**RTC:** PMC Firmware update will resolve the RTC issue for systems designed without a coin cell battery.

**Status:** With these workarounds applied, Intel expects the processors to meet Intel Quality goals.

**APL48 System May Experience Nonfunctioning GPIO Weak Pull-up Circuitry**

**Problem:** When platform drives the GPIO pin low, GPIOs programmed with weak pull-up circuitry may not maintain a value above VIH when not actively driven in outer years of service.

**Implication:** Implications are platform implementation specific and may result in unexpected behavior.

**Workaround:** It is possible for a board design or BIOS change to work around this erratum. Please refer to the whitepaper titled Intel® Pentium® and Celeron® Processor N- and J-Series GPIO Pull-up workaround CDI # 572118 for further details.

**Status:** For the steppings affected, see the Summary Tables of Changes.

**APL49 Intel® Trace Hub FW_BAR Decode Incorrectly Qualified With PCI.MSE Signal**

**Problem:** MSE (Memory Space Enable) gates FTMR presence. The PCI command register bit MSE enables and disables address decoding of inbound transactions targeting the FTMR region configuration register offset.

**Implication:** The MSE bit should only enable/disable address decoding of the standard PCI BARs.

**Workaround:** None identified.

**Status:** For the steppings affected, see the Summary Tables of Changes.

**APL50 System May Unexpectedly Shut Down When Software Requests a Reset**

**Problem:** Under complex microarchitectural conditions, the system may shut down when software requests a reset by writing to Reset Control Register (Offset CF9H).

**Implication:** System may unexpectedly shut down.

**Workaround:** Apollo Lake Intel® PMC Firmware Revision v03.1d.00 may be implemented as a workaround for this erratum.

**Status:** For the steppings affected, see the Summary Tables of Changes.
APL51  Intel® Trace Hub Pipeline Empty Bit For PTI May be Not Set

Problem: If the PTI (Parallel Trace Interface) Port P2NULL bit in the GTHOPT0 register (CSR_MTB_BAR; Offset 0; bit 19) is set during tracing, and subsequently cleared (during tracing or after tracing is completed), the PLE (Pipeline Empty) bit (GTHSTAT register; Offset 0xD4; bit 2) may not be set to 1 even when the pipeline is empty.

Implication: Software may loop continuously waiting for Intel® Trace Hub PTI PLE bit to be set.

Workaround: If P2NULL must be set during tracing, then termination of tracing must involve these additional steps: When pipeline empty is not set within a microsecond of terminating tracing, sending a FLAG packet may enable PTI PLE bit to be set. If the PTI PLE bit is not set after the FLAG packet is sent, software should repeat the sending a FLAG packet and checking the PLE bit up to two more times.

Status: For the steppings affected, see the Summary Tables of Changes.

APL52  Unpredictable System Behavior May Occur After S0ix Entry

Problem: Under complex microarchitectural conditions, the processor may experience unpredictable system behavior after a S0ix sleep state entry event.

Implication: Due to this erratum, unpredictable system behavior may occur.

Workaround: Apollo Lake Intel® PMC Firmware Revision v03.1d.00 may be implemented as a workaround for this erratum.

Status: For the steppings affected, see the Summary Tables of Changes.

APL53  Warm Reset May Result in System Hang or Unexpected System Behavior

Problem: Following a Warm Reset, the system may hang or experience other unexpected system behavior.

Implication: The system may hang or experience other unexpected system behavior.

Workaround: It is possible for the BIOS to contain a workaround for this erratum. In addition, Intel® PMC Firmware Revision v03.1d.00 may be implemented as a workaround for this erratum.

Status: For the steppings affected, see the Summary Tables of Changes.

APL54  HECI Line Interrupt May Not be Generated

Problem: There are three different HECI (Host Embedded Controller Interface) interfaces used to communicate between IE (Innovation Engine)/ME (Management Engine) and the host CPU cores. Due to this erratum, if any HECI interfaces are configured to send different types of line interrupts (INTA, INTB, INTC, INTD, SMI, SCI and NMI), then interrupts may not be generated as expected.

Implication: An interrupt being missed may lead to the system hanging or experiencing other unexpected behavior. MSIs are not affected by this erratum.

Workaround: Software should configure all line interrupts to use the same type or use MSIs.
**Errata**

**Status:** For the steppings affected, see the Summary Tables of Changes.

**APL55 I2C Specification Hold Time May be Violated for PMIC I2C TX_HOLD**

**Problem:** PMIC I2C TX_HOLD time may not meet the I2C specification minimum hold time of 260ns.

**Implication:** The I2C TX_HOLD time specification may not be met. Intel has not observed this erratum to affect any commercially available system.

**Workaround:** None identified.

**Status:** For the steppings affected, see the Summary Tables of Changes.

**APL56 SoC Parts May Fail to Enter The Deepest S0i3 Idle State**

**Problem:** Default settings in C_STATE_LATENCY_CONTROL_0/1/2/3/4/5 (Offset 60Ah/60Bh/60Ch/633h/634h/635h) are incorrect, and may block S0i3 entry.

**Implication:** Due to this erratum, SoC parts may fail to enter the deepest S0i3 state. This will result in higher power consumption on the SOC and in the platform.

**Workaround:** It is possible for BIOS to contain a workaround for this erratum.

**Status:** For the steppings affected, see the Summary Tables of Changes.

**APL57 Intermittent CATERR May Occur When Back To Back Host Controller Reset Is Performed**

**Problem:** The xHCI host controller may fail to respond, due to an internal race condition, if consecutive xHCI Host Controller resets are performed.

**Implication:** A processor CATERR may occurs during long duration reboot testing or S4/S5 cycling tests.

**Workaround:** Software should add a 120ms delay in between consecutive xHCI host controller resets.

**Status:** For the steppings affected, see the Summary Tables of Changes.

**APL58 URES Contents May Be Lost After Entering S0ix**

**Problem:** The contents of URES (Unsupported Request Error Status) CSR (Bus:0, Device:13, Function:0, Offset: F0H) should be preserved across a S0ix transition. However, due to this erratum, the register gets cleared upon entry to S0ix and its error logging information is lost.

**Implication:** Software on a system that enters S0ix after an error is logged in URES will no longer be able to see the error details in URES.

**Workaround:** The system can be configured to generate an NMI on an error logged in URES, enabling software to manage the error prior to S0ix entry.

**Status:** For the steppings affected, see the summary Table of changes.
**APL59  Intel® PT OVF Packet May Not Be Followed By a FUP or TIP.PGE Packet**

**Problem:** If Intel® PT (Processor Trace) encounters an internal buffer overflow and generates an OVF (Overflow) packet, in some rare cases that packet may not be immediately followed by the expected FUP (Flow Update Packet) or TIP.PGE (Target IP - Packet Generation Enabled) packet.

**Implication:** An Intel® PT decoder may encounter a TNT (Taken Not Taken), TIP (Target IP), or other control flow packet immediately following an OVF packet.

**Workaround:** An Intel® PT decoder should scan ahead to the next FUP, TIP, or TIP.PGE packet following the OVF to determine the current IP.

**Status:** For the steppings affected, see the summary Table of changes.

**APL60  Unexpected IPU Behaviour Due to Function Level Reset**

**Problem:** If software sets the INIT_FLR bit (15) in the DEVICECTL register (Bus 0; Device 3; Function 0; Offset 78h ) of the Camera to initiate a FLR (Function Level Reset), then registers in the IPU (Image Processing Unit) may also be affected.

**Implication:** The IPU may not function as expected. Intel® has not observed this erratum with any commercially available system.

**Workaround:** Software should not use FLR for camera IPU.

**Status:** For the steppings affected, see the Summary Tables of Changes.
There are no specification changes in this revision of the Specification Update.

§
There are no specification clarifications in this revision of the Specification Update.

§
There are no documentation changes in this revision of the Specification Update.

§