

Intel® Atom™ Z8000 Processor Series

Specification Update

July 2017

Revision 012

Document Number: 332067-012



You may not use or facilitate the use of this document in connection with any infringement or other legal analysis concerning Intel products described herein. You agree to grant Intel a non-exclusive, royalty-free license to any patent claim thereafter drafted which includes subject matter disclosed herein.

No license (express or implied, by estoppel or otherwise) to any intellectual property rights is granted by this document.

Intel technologies' features and benefits depend on system configuration and may require enabled hardware, software or service activation. Performance varies depending on system configuration. No computer system can be absolutely secure. Check with your system manufacturer or retailer or learn more at intel.com.

Intel technologies may require enabled hardware, specific software, or services activation. Check with your system manufacturer or retailer

The products described may contain design defects or errors known as errata which may cause the product to deviate from published specifications. Current characterized errata are available on request.

Intel disclaims all express and implied warranties, including without limitation, the implied warranties of merchantability, fitness for a particular purpose, and non-infringement, as well as any warranty arising from course of performance, course of dealing, or usage in trade.

All information provided here is subject to change without notice. Contact your Intel representative to obtain the latest Intel product specifications and roadmaps.

Copies of documents which have an order number and are referenced in this document may be obtained by calling 1-800-548-4725 or visit www.intel.com/design/literature.htm.

Intel, the Intel logo, are trademarks of Intel Corporation in the U.S. and/or other countries.

*Other names and brands may be claimed as the property of others.

© 2017 Intel Corporation. All rights reserved.



Contents

Preface	F
Summary Tables of Changes	
Identification Information	12
Component Marking Information	14
Errata	15
Specification Changes	30
Specification Clarifications	31
Documentation Changes	32



Revision History

Document Number	Revision Number	Description	Revision Date
332067	001	Initial release	March 2015
332067	002	 Added SKUs Errata Modified CHT19 Added CHT29 - CHT30 	May 2015
332067	003	Errata— Modified CHT29— Added CHT31-CHT35	October 2015
332067	004	Errata Added CHT36 – CHT41	November 2015
332067	005	Errata Added CHT42 – CHT44	January 2016
332067	006	 Added SKU: Z8750, Z8550, Z8350 Errata — Added CHT45 	May 2016
332067	007	Errata Added CHT46	June 2016
332067	008	Errata Added CHT47	July 2016
332067	009	Errata Added CHT48 - CHT49	August 2016
332067	010	Errata Added CHT50	December 2016
332067	011	Errata Added CHT51	April 2017
332067	012	Errata Added CHT52	July 2017

§



Preface

This document is an update to the specifications contained in the documents listed in the following Affected Documents table. It is a compilation of device and document errata and specification clarifications and changes, and is intended for hardware system manufacturers and for software developers of applications, operating system, and tools.

Information types defined in the Nomenclature section of this document are consolidated into this document and are no longer published in other documents. This document may also contain information that has not been previously published.

Note: Throughout this document Intel® Atom $^{\text{TM}}$ Z8000 Processor Series is referred as Processor or SoC.

Affected Documents

Document Title	Document Number
Intel® Atom™ Z8000 Processor Series Datasheet (Volume 1 of 2)	332065
Intel® Atom™ Z8000 Processor Series Datasheet (Volume 2 of 2)	332066

Related Documents

Document Title	Document Number/Location
Intel® 64 and IA-32 Architectures Software Developer's Manual, Volume 1: Basic Architecture Intel® 64 and IA-32 Architectures Software Developer's Manual, Volume 2A: Instruction Set Reference Manual A-M Intel® 64 and IA-32 Architectures Software Developer's Manual, Volume 2B: Instruction Set Reference Manual N-Z Intel® 64 and IA-32 Architectures Software Developer's Manual, Volume 3A: System Programming Guide Intel® 64 and IA-32 Architectures Software Developer's Manual, Volume 3B: System Programming Guide Intel® 64 and IA-32 Intel Architecture Optimization Reference Manual	http://www.intel.com/products/ processor/manuals/index.htm
Intel® 64 and IA-32 Architectures Software Developer's Manual Documentation Changes	http://www.intel.com/content/w ww/us/en/architecture-and- technology/64-ia-32- architectures-software- developers-manual.html



Nomenclature

Errata are design defects or errors in engineering samples. Errata may cause the processor behavior to deviate from published specifications. Hardware and software designed to be used with any given stepping assumes that all errata documented for that stepping are present on all devices.

S-Spec Number is a five-digit code used to identify products. Products are differentiated by their unique characteristics, that is, core speed, L2 cache size, and package type as described in the processor identification information table. Read all notes associated with each S-Spec number.

Specification Changes are modifications to the current published specifications. These changes will be incorporated in any new release of the specification.

Specification Clarifications describe a specification in greater detail or further highlight a specification's impact to a complex design situation. These clarifications will be incorporated in any new release of the specification.

Documentation Changes include typos, errors, or omissions from the current published specifications. These will be incorporated in any new release of the specification.

Note: Errata remain in the specification update throughout the product's lifecycle, or until a particular stepping is no longer commercially available. Under these circumstances, errata removed from the specification update are archived and available upon request. Specification changes, specification clarifications, and documentation changes are removed from the specification update when the appropriate changes are made to the appropriate product specification or user documentation (datasheets, manuals, and so forth).

§



Summary Tables of Changes

The following table indicates the Specification Changes, Errata, Specification Clarifications, or Documentation Changes, which apply to the listed steppings. Intel intends to fix some of the errata in a future stepping of the component, and to account for the other outstanding issues through documentation or Specification Changes as noted. This table uses the following notations:

Codes Used in Summary Table

Stepping

X: Erratum, Specification Change or Clarification that applies to this stepping.

(No mark) or (Blank Box): This erratum is fixed in listed stepping or specification change does not apply to list stepping.

Status

Doc: Document change or update that will be implemented.

Plan Fix: This erratum may be fixed in a future stepping of the product.

Fixed: This erratum has been previously fixed.

No Fix: There is no plan to fix this erratum.

Row

Number	Stepping		Status	Errata Title			
	C-0	D-1					
CHT1	Х	Х	No Fix	IA32_DEBUGCTL.FREEZE_PERFMON_ON_PMI is Incorrectly Cleared by SMI			
CHT2	Х	Х	No Fix	Redirection of RSM to Probe Mode May Not Generate an LBR Record			
CHT3	Х	Х	No Fix	Unsynchronized Cross-Modifying Code Operations Can Cause Unexpected Instruction Execution Results			



Number	Stepping		Status	Errata Title			
, rainissi	C-0	D-1	otatas				
CHT4	Х	Х	No Fix	Reported Memory Type May Not Be Used to Access the VMCS and Referenced Data Structures			
CHT5	Х	Х	No Fix	A Page Fault May Not be Generated When the PS bit is set to "1" in a PML4E or PDPTE			
CHT6	Х	Х	No Fix	Some Performance Counter Overflows May Not be Logged in IA32_PERF_GLOBAL_STATUS When FREEZE_PERFMON_ON_PMI is Enabled			
CHT7	Х	Х	No Fix	CS Limit Violations May Not be Detected After VM Entry			
СНТ8	Х	Х	No Fix	PEBS Record EventingIP Field May be Incorrect After CS.Base Change			
СНТ9	Х	Х	No Fix	MOVNTDQA From WC Memory May Pass Earlier Locked Instructions			
CHT10	Х	Х	No Fix	Performance Monitor Instructions Retired Event May Not Count Consistently			
CHT11	Х	Х	No Fix	LBR Stack And Performance Counter Freeze on PMI May Not Function Correctly			
CHT12	Х	Х	No Fix	VM Exit May Set IA32_EFER.NXE When IA32_MISC_ENABLE Bit 34 is Set to 1			
CHT13	Х	Х	No Fix	Machine Check Status Overflow Bit May Not be Set			
CHT14	Х	Х	No Fix	RTIT Trace May Contain FUP.FAR Packet With Incorrect Address			
CHT15	Х	Х	No Fix	RTIT May Delay The PSB by One Packet			
CHT16	Х	Х	No Fix	RTIT TraceStop Condition Detected During Buffer Overflow May Not Clear TraceActive			
CHT17	Х	Х	No Fix	RTIT FUP.BuffOvf Packet May be Incorrectly Followed by a TIP Packet			
CHT18	Х	Х	No Fix	RTIT CYC Packet Payload Values May be Off by 1 Cycle			



Number	Stepping		Status	Errata Title			
, ruinissi	C-0	D-1	Status				
CHT19	Х	Х	No Fix	The SoC May Not Detect a Battery Charger or May Fail to Connect to a USB Host			
CHT20	Х	Х	No Fix	RGB666 Pixel Format Display Panel May Not Operate as Expected			
CHT21	Х	Х	No Fix	LPDDR3 tINITO JEDEC* Specification Violation			
CHT22	Х	Х	No Fix	HDMI And DVI Displays May Flicker or Blank Out When Using Certain Pixel Frequencies			
CHT23	Х	Х	No Fix	MIPI* DSI Interface Timing Marginality			
CHT24	Х	Х	No Fix	xHCI USB2.0 Split-Transactions Error Counter Reset Issue			
CHT25	Х	Х	No Fix	POPCNT Instruction May Take Longer to Execute Than Expected			
CHT26	Х	Х	No Fix	LPSS UART Not Fully Compatible With 16550 UART			
CHT27	Х	Х	No Fix	Accessing Undocumented Unimplemented MMIO Space May Cause a System Hang			
CHT28	Х	Х	No Fix	USB xHCI Controller May Not Re-Enter D3 State After a USB Wake Event			
CHT29	Х	Х	No Fix	SD Card / SDIO Controller PRESET_VALUE Does Not Change Transfer Frequency			
CHT30	Х	-	Plan Fix	SoC May Experience an Incorrect Pixel Alpha Component in The Render Target			
CHT31	×	Х	No Fix	Some RTIT Packets Following PSB May be Sent Out of Order or Dropped			
CHT32	Х	Х	No Fix	xHCI controller USB Debug Port Disconnect Issue			
CHT33	Х	Х	No Fix	Cursor Movements Towards The Edges of Pipe-C Display May Cause Unpredictable Display Behavior			



Number	Stepping		Status	Errata Title		
rediffice:	C-0	C-0 D-1				
CHT34	Х	Х	No Fix	Multiple Drivers That Access the GPIO Registers Concurrently May Result in Unpredictable System Behavior		
CHT35	х	Х	No Fix	USB Device Mode May Not be Functional When Connected to USB 1.x		
CHT36	Х	Х	No Fix	Disabling PWM[1:0] Signals May Not Work		
CHT37	Х	Х	No Fix	Leakage from V1P05A to V1P8A Power Rail at Power On		
CHT38	Х	Х	No Fix	Systems May Experience a Slower Boot or a Hang Occasionally		
CHT39	Х	Х	No Fix	Protocol Speed ID Count (PSIC) Field Incorrect Value		
CHT40	Х	Х	No Fix	xHCI Host Initiated LPM L1 May Cause a Hang		
CHT41	Х	Х	No Fix	USB 2.0 Ports May Not Function After Power-On		
CHT42	Х	Х	No Fix	PMI May be Pended When PMI LVT Mask Bit Set		
CHT43	Х	Х	No Fix	Performance Monitoring Counter Overflows May Not be Reflected in IA32_PERF_GLOBAL_STATUS		
CHT44	Х	Х	No Fix	System May Exhibit Slow Boot or Shutdown During Cold Boot		
CHT45	Х	Х	No Fix	Processor May Not Wake From C6 or Deeper Sleep State		
CHT46	х	Х	No Fix	LPC SERR Generation Can Not be Independently Disabled		
CHT47	Х	Х	No Fix	Incorrect Detection of USB LFPS May Lead to USB 3.0 Link Errors		
CHT48	Х	Х	No Fix	USB High Speed Links May Disconnect When Subject to EFT Events		



Number	Stepping C-0 D-1		Status	Errata Title	
CHT49	Х	Х	No Fix	System May Hang When DDR Dynamic Self- Refresh is Enabled	
CHT50	-	Х	No Fix	USB3 PHY May Become Unreliable On Certain SoC Parts	
CHT51	Х	Х	No Fix	xHCI Host Controller Reset May Lead to a System Hang	
CHT52	Х	Х	No Fix	System May Experience Inability to Boot or May Cease Operation	

Number	Specification Changes
	None
Number	Specification Clarifications
	None
Number	Documentation Changes
	None



Identification Information

Intel® Atom™ Z8000 Processor Series samples on 14-nm process processor signature can be identified by the following registers contents:

Table 1. Processor Signature by Using Programming Interface

Reserved	Extended Family ¹	Extended Model ²	Reserved	Processor Type ³	Family Code ⁴	Model Number⁵	Stepping ID ⁶
31:28	27:20	19:16	15:13	12	11:8	7:4	3:0
0000b	00000000b	0011b	000b	0b	0110b	0101b	0001b

NOTES:

- The Extended Family, Bits [27:20] are used in conjunction with the Family Code, specified in Bits [11:8], to indicate whether the processor belongs to the Intel386[™], Intel486[™], Pentium®, Pentium® Pro, Pentium® 4, Intel® Core[™]2, or Intel® Atom[™] processor series.
- 2. The Extended Model, Bits [19:16] in conjunction with the Model Number, specified in Bits [7:4], are used to identify the model of the processor within the processor's family.
- 3. The Processor Type, specified in Bits [13:12] indicates whether the processor is an original OEM processor, an OverDrive processor, or a dual processor (capable of being used in a dual processor system).
- 4. The Family Code corresponds to Bits [11:8] of the EDX register after RESET, Bits [11:8] of the EAX register after the CPUID instruction is executed with a 1 in the EAX register, and the generation field of the Device ID register is accessible through Boundary Scan.
- 5. The Model Number corresponds to Bits [7:4] of the EDX register after RESET, Bits [7:4] of the EAX register after the CPUID instruction is executed with a 1 in the EAX register, and the model field of the Device ID register is accessible through Boundary Scan.
- 6. The Stepping ID in Bits [3:0] indicates the revision number of that model.

When EAX is initialized to a value of 1, the CPUID instruction returns the Extended Family, Extended Model, Type, Family, Model and Stepping value in the EAX register.

Note: The EDX processor signature value after reset is equivalent to the processor signature output value in the EAX register.



Table 2. Identification Table for Intel® Atom™ Z8000 Processor Series

			Core Speed				Integrated Graphics Core Speed			
S-Spec Stepping	Processor Number	Burst	High Frequency Mode (HFM)	Low Frequency Mode (LFM)	Memory Frequency	Burst Frequency	Base Frequency	H-DID/ H-RID1	G-DID/ G-RID2	
SR27M	C-0	Z8700	2.4 GHz	1.6 GHz	480 MHz	LPDDR3 - 1600MT/s	600 MHz	400 MHz	2280h/20h	22B0h/20h
SR29W	C-0	Z8700	2.4 GHz	1.6 GHz	480 MHz	LPDDR3 - 1600MT/s	600 MHz	400 MHz	2280h/20h	22B0h/20h
SR27N	C-0	Z8500	2.24 GHz	1.44 GHz	480 MHz	LPDDR3 - 1600MT/s	600 MHz	400 MHz	2280h/20h	22B0h/20h
SR29Z	C-0	Z8300	1.84 GHz	1.44 GHz	480 MHz	DDR3L-RS – 1600MT/s	500 MHz	400 MHz	2280h/22h	22B0h/22h
SR2KG	D-1	Z8750	2.56 GHz	1.6 GHz	480 MHz	LPDDR3 - 1600MT/s	600 MHz	400 MHz	2280h/34h	22B0h/34h
SR29Z	D-1	Z8550	2.4 GHz	1.44 GHz	480 MHz	LPDDR3 - 1600MT/s	600 MHz	400 MHz	2280h/34h	22B0h/34h
SR2KT	D-1	Z8350	1.92 GHz	1.44 GHz	480 MHz	DDR3L-RS – 1600MT/s	500 MHz	400 MHz	2280h/36h	22B0h/36h

NOTES:

- 1. H-DID Host Device ID; H-RID Host Revision ID (H-RID are last three Bits of H-DID)
- G-DID Graphics Device ID; G-RID Graphics Revision ID (G-RID are last three Bits of G-DID)


§



Component Marking Information

Processor shipments can be identified by the following component markings and example pictures.

Figure 1. Intel® Atom™ Z8000 Processor Series Component Marking Information



§



Errata

CHT1 IA32_DEBUGCTL.FREEZE_PERFMON_ON_PMI is Incorrectly Cleared

by SMI

Problem: FREEZE_PERFMON_ON_PMI (bit 12) in the IA32_DEBUGCTL MSR (1D9H) is

erroneously cleared during delivery of an SMI (system-management interrupt).

Implication: As a result of this erratum the performance monitoring counters will continue to count

after a PMI occurs in SMM (system-management Mode).

Workaround: None identified.

Status: For the steppings affected, see the Summary Tables of Changes

CHT2 Redirection of RSM to Probe Mode May Not Generate an LBR Record

Problem: A redirection of the RSM instruction to probe mode may not generate the LBR (Last

Branch Record) record that would have been generated by a non-redirected RSM

instruction.

Implication: The LBR stack may be missing a record when redirection of RSM to probe mode is

used. The LBR stack will still properly describe the code flow of non-SMM code.

Workaround: None identified.

Status: For the steppings affected, see the Summary Tables of Changes

CHT3 Unsynchronized Cross-Modifying Code Operations Can Cause

Unexpected Instruction Execution Results

Problem: The act of one processor or system bus master writing data into a currently executing

code segment of a second processor with the intent of having the second processor execute that data as code is called cross-modifying code (XMC). XMC that does not force the second processor to execute a synchronizing instruction prior to execution of the new code is called unsynchronized XMC. Software using unsynchronized XMC to modify the instruction byte stream of a processor can see unexpected or unpredictable

execution behavior from the processor that is executing the modified code.

Implication: In this case the phrase "unexpected or unpredictable execution behavior"

encompasses the generation of most of the exceptions listed in the Intel Architecture Software Developer's Manual Volume 3: System Programming Guide including a General Protection Fault (GPF) or other unexpected behaviors. In the event that unpredictable execution causes a GPF the application executing the unsynchronized

XMC operation would be terminated by the operating system.

Workaround: In order to avoid this erratum programmers should use the XMC synchronization

algorithm as detailed in the Intel Architecture Software Developer's Manual Volume 3:

System Programming Guide Section: Handling Self- and Cross-Modifying Code.

Status: For the steppings affected, see the Summary Tables of Changes



CHT4 Reported Memory Type May Not Be Used to Access the VMCS and

Referenced Data Structures

Problem: Bits 53:50 of the IA32_VMX_BASIC MSR report the memory type that the processor

uses to access the VMCS and data structures referenced by pointers in the VMCS. Due to this erratum, a VMX access to the VMCS or referenced data structures will instead use the memory type that the MTRRs (memory-type range registers) specify for the

physical address of the access.

Implication: Bits 53:50 of the IA32_VMX_BASIC MSR report that the WB (write-back) memory

type will be used but the processor may use a different memory type.

Workaround: Software should ensure that the VMCS and referenced data structures are located at

physical addresses that are mapped to WB memory type by the MTRRs.

Status: For the steppings affected, see the Summary Tables of Changes

CHT5 A Page Fault May Not be Generated When the PS bit is set to "1" in a

PML4E or PDPTE

Problem: On processors supporting Intel® 64 architecture the PS bit (Page Size bit 7) is

reserved in PML4Es and PDPTEs. If the translation of the linear address of a memory access encounters a PML4E or a PDPTE with PS set to 1 a page fault should occur. Due to this erratum, PS of such an entry is ignored and no page fault will occur due to its

being set.

Implication: Software may not operate properly if it relies on the processor to deliver page faults

when reserved bits are set in paging-structure entries.

Workaround: Software should not set bit 7 in any PML4E or PDPTE that has Present Bit (Bit 0) set to

"1".

Status: For the steppings affected, see the Summary Tables of Changes

CHT6 Some Performance Counter Overflows May Not be Logged in

IA32_PERF_GLOBAL_STATUS When FREEZE_PERFMON_ON_PMI is

Enabled

Problem: When enabled, FREEZE_PERFMON_ON_PMI bit 12 in IA32_DEBUGCTL MSR (1D9H)

freezes PMCs (performance monitoring counters) on a PMI (Performance Monitoring Interrupt) request by clearing the IA32_PERF_GLOBAL_CTRL MSR (38FH). Due to this erratum, when FREEZE_PERFMON_ON_PMI is enabled and two or more PMCs overflow within a small window of time and PMI is requested, then subsequent PMC overflows

may not be logged in IA32_PERF_GLOBAL_STATUS MSR (38EH).

Implication: On a PMI, subsequent PMC overflows may not be logged in

IA32_PERF_GLOBAL_STATUS MSR.

Workaround: Re-enabling the PMCs in IA32_PERF_GLOBAL_CTRL will log the overflows that were

not previously logged in IA32_PERF_GLOBAL_STATUS.

Status: For the steppings affected, see the Summary Tables of Changes



CHT7 CS Limit Violations May Not be Detected After VM Entry

Problem: The processor may fail to detect a CS limit violation on fetching the first instruction

after VM entry if the first byte of that instruction is outside the CS limit but the last

byte of the instruction is inside the limit.

Implication: The processor may erroneously execute an instruction that should have caused a

general protection exception.

Workaround: When a VMM emulates a branch instruction it should inject a general protection

exception if the instruction's target EIP is beyond the CS limit.

Status: For the steppings affected, see the Summary Tables of Changes

CHT8 PEBS Record Eventing IP Field May be Incorrect After CS. Base Change

Problem: Due to this erratum a PEBS (Precise Event Base Sampling) record generated after an

operation which changes CS.Base may contain an incorrect address in the EventingIP

field.

Implication: Software attempting to identify the instruction which caused the PEBS event may

identify the incorrect instruction when non-zero CS.Base is supported and CS.Base is

changed. Intel has not observed this erratum to impact the operation of any

commercially available system.

Workaround: None identified.

Status: For the steppings affected, see the Summary Tables of Changes

CHT9 MOVNTDQA From WC Memory May Pass Earlier Locked Instructions

Problem: An execution of MOVNTDQA that loads from WC (write combining) memory may

appear to pass an earlier locked instruction to a different cache line.

Implication: Software that expects a lock to fence subsequent MOVNTDQA instructions may not

operate properly. If the software does not rely on locked instructions to fence the

subsequent execution of MOVNTDQA then this erratum does not apply.

Workaround: Software that requires a locked instruction to fence subsequent executions of

MOVNTDQA should insert an LFENCE instruction before the first execution of

MOVNTDQA following the locked instruction. If there is already a fencing or serializing instruction between the locked instruction and the MOVNTDQA, then an additional

LFENCE is not necessary.

Status: For the steppings affected, see the Summary Tables of Changes

CHT10 Performance Monitor Instructions Retired Event May Not Count

Consistently

Problem: Performance Monitor Instructions Retired (Event COH; Umask 00H) and the instruction

retired fixed counter (IA32_FIXED_CTR0 MSR (309H)) are used to track the number of instructions retired. Due to this erratum, certain situations may cause the counter(s) to increment when no instruction has retired or to not increment when specific

instructions have retired.



Implication: A performance counter counting instructions retired may over or under count. The

count may not be consistent between multiple executions of the same code.

Workaround: None identified.

Status: For the steppings affected, see the Summary Tables of Changes

CHT11 LBR Stack And Performance Counter Freeze on PMI May Not Function

Correctly

Problem: When FREEZE_LBRS_ON_PMI flag (bit 11) in IA32_DEBUGCTL MSR (1D9H) is set, the

LBR (Last Branch Record) stack is frozen on a hardware PMI (Performance Monitoring Interrupt) request. When FREEZE_PERFMON_ON_PMI flag (bit 12) in IA32_DEBUGCTL

MSR is set, a PMI request clears each of the ENABLE fields of the

IA32_PERF_GLOBAL_CTRL MSR (38FH) to disable counters. Due to this erratum,

when FREEZE_LBRS_ON_PMI and/or FREEZE_PERFMON_ON_PMI is set in

IA32_DEBUGCTL MSR and the local APIC is disabled or the PMI LVT is masked, the LBR Stack and/or Performance Counters Freeze on PMI may not function correctly.

Implication: Performance monitoring software may not function properly if the LBR Stack and

Performance Counters Freeze on PMI do not operate as expected. Intel has not

observed this erratum to impact any commercially available system.

Workaround: None identified.

Status: For the steppings affected, see the Summary Tables of Changes

CHT12 VM Exit May Set IA32_EFER.NXE When IA32_MISC_ENABLE Bit 34 is

Set to 1

Problem: When "XD Bit Disable" in the IA32_MISC_ENABLE MSR (1A0H) bit 34 is set to 1, it

should not be possible to enable the "execute disable" feature by setting

IA32_EFER.NXE. Due to this erratum, a VM exit that occurs with the 1-setting of the

"load IA32_EFER" VM-exit control may set IA32_EFER.NXE even if IA32_MISC_ENABLE bit 34 is set to 1. This erratum can occur only if

IA32_MISC_ENABLE bit 34 was set by guest software in VMX non-root operation.

Implication: Software in VMX root operation may execute with the "execute disable" feature

enabled despite the fact that the feature should be disabled by the

IA32_MISC_ENABLE MSR. Intel has not observed this erratum with any commercially

available software.

Workaround: A virtual-machine monitor should not allow guest software to write to the

IA32 MISC ENABLE MSR.

Status: For the steppings affected, see the Summary Tables of Changes

CHT13 Machine Check Status Overflow Bit May Not be Set

Problem: The OVER (error overflow) indication in bit [62] of the IA32_MC0_STATUS MSR

(401H) may not be set if IA32_MC0_STATUS.MCACOD (bits [15:0]) held a value of 0x3 (External Error) when a second machine check occurred in the MC0 bank. Additionally, the OVER indication may not be set if the second machine check has an

MCACOD value of 0x810, 0x820 or 0x410, regardless of the first error.



Implication: Software may not be notified that an overflow of MCO bank occurred.

Workaround: None identified.

Status: For the steppings affected, see the Summary Tables of Changes

CHT14 RTIT Trace May Contain FUP.FAR Packet With Incorrect Address

Problem: The FUP.FAR (Flow Update Packet for Far Transfer) generated by RTIT (Real Time

Instruction Trace) on a far transfer instruction should contain the linear address of the first byte of the next sequential instruction after the far transfer instruction. Due to this erratum, far transfer instructions with more than 3 prefixes may incorrectly include an address between the first byte of the far transfer instruction and the last

byte of the far transfer instruction.

Implication: The RTIT Trace decoder may incorrectly decode the trace due to an incorrect address

in the FUP packet.

Workaround: The RTIT trace decoder can identify a FUP.FAR in the middle of a far transfer

instruction and treat that FUP.FAR as if it was coming from the first byte of the

following sequential instruction.

Status: For the steppings affected, see the Summary Tables of Changes

CHT15 RTIT May Delay The PSB by One Packet

Problem: After an RTIT (Real Time Instruction Trace) packet that exceeds the limit specified by

Pkt_Mask in RTIT_PACKET_COUNT (MSR 77Ch) bits [17:16], the PSB (Packet Stream Boundary) packet should be sent immediately. Due to this erratum, the PSB packet

may be delayed by one packet.

Implication: The PSB packet may be delayed by one packet.

Workaround: None identified.

Status: For the steppings affected, see the Summary Tables of Changes

CHT16 RTIT TraceStop Condition Detected During Buffer Overflow May Not

Clear TraceActive

Problem: If an RTIT (Real Time Instruction Trace) TraceStop condition is detected while

RTIT_STATUS.Buffer_Overflow MSR (769H) bit 3 is set, the processor may not clear RTIT_CTL.TraceActive MSR (768H) bit 13, and tracing will continue after the overflow resolves. Such a case will be evident if the TraceStop packet is inserted before overflow is resolved, as indicated by the FUP.BuffOvf (Flow Update Packet for Buffer

Overflow) packet.

Implication: The RTIT trace will continue tracing beyond the intended stop point.

Workaround: None identified.

Status: For the steppings affected, see the Summary Tables of Changes



CHT17 RTIT FUP.BuffOvf Packet May be Incorrectly Followed by a TIP Packet

Problem: When RTIT (Real Time Instruction Trace) suffers an internal buffer overflow, packet

generation stops temporarily, after which a FUP.BuffOvf (Flow Update Packet for Buffer Overflow) is sent to indicate the LIP that follows the instruction upon which tracing resumes. In some cases, however, this packet will be immediately followed by a FUP.TIP (Flow Update Packet for Target IP) which was generated by a branch instruction that executed during the overflow. The IP payload of this FUP.TIP will be

the LIP of the instruction upon which tracing resumes.

Implication: The spurious FUP.TIP packet may cause the RTIT trace decoder to fail.

Workaround: The RTIT trace decoder should ignore any FUP.TIP packet that immediately follows a

FUP.BuffOvf whose IP matches the IP payload of the FUP.BuffOvf.

Status: For the steppings affected, see the Summary Tables of Changes

CHT18 RTIT CYC Packet Payload Values May be Off by 1 Cycle

Problem: When RTIT (Real Time Instruction Trace) is enabled with RTIT_CTL.Cyc_Acc MSR

(768H) bit 1 set to 1, all CYC (Cycle Count) packets have a payload value that is one less than the number of cycles that have actually passed. Note that for CYC packets

with a payload value of 0, the correct value may be 0 or 1.

Implication: The trace decoder will produce inaccurate performance data when using CYC packets

to track software performance.

Workaround: As a partial workaround, the trace decoder should add 1 to the payload value of any

CYC packet with a non-zero payload.

Status: For the steppings affected, see the Summary Tables of Changes

CHT19 The SoC May Not Detect a Battery Charger or May Fail to Connect to a

USB Host

Problem: During power-on, when the SoC is used in device mode instead of host mode, the USB

D+/D- line may have a 2 μ sec glitch to 3.3 V.

Implication: Due to this erratum, the platform may not detect a battery charger (and hence not

charge the battery) or the SoC may not successfully connect to an attached USB host.

Workaround: Power the SoC on before connecting to its USB port. Alternatively, manually

disconnecting and re-connecting the USB cable restores operation after the erratum

has occurred.

Status: For the steppings affected, see the Summary Tables of Changes

CHT20 RGB666 Pixel Format Display Panel May Not Operate as Expected

Problem: Due to this erratum, the RGB666 format support on the SOC has restrictions on the

horizontal resolution. For single link MIPI* DSI (Display Serial Interface), the horizontal resolution must be evenly divisible by 4. For dual link MIPI DSI, one-half the horizontal resolution plus the overlapping pixels must be evenly divisible by 4.



Implication: Due to this erratum, the RGB666 panel may not operate as expected.

Workaround: For dual link panels with overlap, choose the overlap so that one-half the horizontal

resolution plus the overlapping pixels is evenly divisible by 4. For single link panels the

horizontal resolution must be evenly divisible by 4.

Status: For the steppings affected, see the Summary Tables of Changes

CHT21 LPDDR3 tINITO Duration May be Longer Than Specification

Requirement

Problem: JEDEC Standard JESD209-3 requires a maximum power ramp duration tINITO of

20ms. Due to this erratum, the SoC may not comply with the tINITO specification.

Implication: Intel has not observed this erratum to impact the functionality or performance of any

commercially available LPDDR3 parts. Intel has obtained waivers from vendors who

provide commonly used LPDDR3 DRAM parts.

Workaround: None identified.

Status: For the steppings affected, see the Summary Tables of Changes

CHT22 HDMI And DVI Displays May Flicker or Blank Out When Using Certain

Pixel Frequencies

Problem: Due to this erratum, HDMI (High-Definition Multimedia Interface) and DVI (Digital

Visual Interface) ports may send data out at an incorrect rate, that is different than

the one requested when using certain pixel frequencies.

Implication: When this erratum occurs, panels may flicker or blank out. The impacted pixel

frequencies are: 218.25MHz, 218.70MHz, 220.50MHz, 221.20MHz, 229.50MHz,

233.793MHz and 234.00MHz.

Workaround: Select a video mode that does not use an affected pixel frequency.

Status: For the steppings affected, see the Summary Tables of Changes

CHT23 MIPI* DSI Interface Timing Marginality

Problem: MIPI D-PHY Specification v1.1 Section 9.1.1 requires minimum tr (rise time) and tf

(fall time) of 150ps for data rates of less than 1Gbps. Due to this erratum, the SoC may exhibit rise time and fall time marginality on a MIPI DSI interface with an 80 ohm

or 100 ohm impedance.

Implication: EMI compliance tests on a MIPI DSI interface with one of the listed impedance values

may not pass. Intel has not observed any functional, performance, or regulatory

failures resulting from this erratum.

Workaround: None identified.

Status: For the steppings affected, see the Summary Tables of Changes



CHT24 xHCI USB2.0 Split-Transactions Error Counter Reset Issue

Problem: The xHCl controller may not reset its split transaction error counter if a high-speed

USB hub propagates a mal-formed bit from a low-speed or full-speed USB device

exhibiting non-USB specification compliant signal quality.

Implication: The implication is device dependent.

Full Speed and Low Speed devices behind the hub may be re-enumerated and

may cause a device to not function as expected.

Workaround: Software driver can be modified to workaround this erratum.

Status: For the steppings affected, see the Summary Tables of Changes

CHT25 POPCNT Instruction May Take Longer to Execute Than Expected

Problem: POPCNT instruction execution with a 32 or 64 bit operand may be delayed until

previous non-dependent instructions have executed.

Implication: Software using the POPCNT instruction may experience lower performance than

expected.

Workaround: None identified.

Status: For the steppings affected, see the Summary Tables of Changes

CHT26 LPSS UART Not Fully Compatible With 16550 UART

Problem: Stick Parity bit, LCR[5], (Line Control Register, HSUARTO_BARO, Offset 0CH; bit [5]

for HSUART0 and HSUART1_BAR0, Offset 0CH; bit [5] for HSUART1) does not follow

the 16550 specified behavior, instead the parity bit is always logic 0.

Implication: LPSS (Low Power Sub-system) UARTs are not fully 16550 compatible and may cause

an error when connected to a UART device that requires the Stick Parity feature.

Workaround: Do not use Stick Parity mode of UART.

Status: For the steppings affected, see the Summary Tables of Changes

CHT27 Accessing Undocumented Unimplemented MMIO Space May Cause a

System Hang

Problem: Access to undocumented unimplemented MMIO space should result in a software

error. Due to this erratum, an access to undocumented unimplemented MMIO space

may not complete.

Implication: When this erratum occurs, the system may hang.

Workaround: Do not access to undocumented unimplemented MMIO space.

Status: For the steppings affected, see the Summary Tables of Changes



CHT28 USB xHCI Controller May Not Re-Enter D3 State After a USB Wake

Event

Problem: After processing a USB wake event, the USB xHCl controller may not reenter D3 state.

Implication: When this erratum occurs, the affected USB xHCl controller may not recognize

subsequent USB wake events. When this erratum occurs, PME status bit [15] of register Power Management Control/Status (PM_CS) (Bus 0; Device 20; Function 20;

Offset 74H) remains at 1.

Workaround: The software driver should set PMCTRL[28] (Bus 0; Device 14; Function 0; Offset

80A4H) after the xHCl controller enters D0 state following an exit from D3 state.

Status: For the steppings affected, see the Summary Tables of Changes

CHT29 SD Card / SDIO Controller PRESET_VALUE Does Not Change Transfer

Frequency

Problem: The PRESET_VALUE (CMD12_ERR_STAT_HOST_CTRL_2 CSR at Bus 0; Device 18;

Function 0; MMIO Offset 3CH, bit 31) does not change the SD Card/ SDIO bus transfer frequency as required by the SD Host Controller Standard Specification Version 3.0.

Implication: Drivers that attempt to utilize PRESET_VALUE may not obtain the maximum transfer

rate of an attached UHS SD card or SDIO bus.

Workaround: Software should set the UHS_MODE field (bits [18:16] of the

CMD12_ERR_STAT_HOST_CTRL_2 CSR) before setting the PRESET_VALUE bit to reach

the maximum transfer rate.

Status: For the steppings affected, see the Summary Tables of Changes

CHT30 SoC May Experience an Incorrect Pixel Alpha Component in The

Render Target

Problem: Under certain complex 3D Render pipeline conditions, the graphics subsystem may

experience an incorrect pixel alpha component in the render target.

Implication: Due to this erratum the graphics subsystem may experience an incorrect pixel alpha

component in the render target. This erratum has not been observed with the

commercial applications tested.

Workaround: Applications can be written to avoid the conditions necessary for this erratum to

occur.

Status: For the steppings affected, see the Summary Tables of Changes

CHT31 Some RTIT Packets Following PSB May be Sent Out of Order or

Dropped

Problem: When a complex micro-architectural condition occurs concurrently with the generation

of a RTIT (Real-Time Instruction Trace) PSB (Packet Stream Boundary) packet, the packets that immediately follow the PSB could precede or overwrite some older packets. This erratum applies to no more than 21 packets immediately following the

PSB.



Implication: The RTIT packet output immediately following a PSB may not accurately reflect

software behavior, and may result in an RTIT decoder error.

Workaround: None identified.

Status: For the steppings affected, see the Summary Tables of Changes

CHT32 xHCI controller USB Debug Port Disconnect Issue

Problem: USB 3.0 Debug Port may hang when removing the USB debug device.

Note: This issue has only been observed infrequently during USB debug connector

unplug events

Implication: The Port will not function and require a Platform Reset to recover.

Workaround: None identified.

Status: For the steppings affected, see the Summary Tables of Changes

CHT33 Cursor Movements Towards The Edges of Pipe-C Display May Cause

Unpredictable Display Behavior

Problem: Moving the cursor rapidly towards the edges of the display connected to Pipe-C may

result in loss of display, display flickering, or other display artifact requiring a display

pipe restart.

Implication: When this erratum occurs, cursor movements can affect the display image.

Workaround: Intel has identified a driver workaround for this erratum.

Status: For the steppings affected, see the Summary Tables of Changes

CHT34 Multiple Drivers That Access the GPIO Registers Concurrently May

Result in Unpredictable System Behavior

Problem: The PCU (Platform Control Unit) in SoC may not be able to process concurrent

accesses to the GPIO registers. Due to this sighting, read instructions may return

OxFFFFFFF and write instructions may be dropped.

Implication: Multiple drivers concurrently accessing GPIO registers may result in unpredictable

system behavior.

Workaround: It is possible for the driver to contain a workaround for this erratum.

Status: For the steppings affected, see the Summary Tables of Changes

CHT35 USB Device Mode May Not be Functional When Connected to USB 1.x

Problem: Device Mode may not be functional when connected to USB 1.x host or hub.

Implication: Due to this erratum, the SoC in Device Mode may be unable to connect to USB 1.x

host or hub.



Workaround: None identified.

Status: For the steppings affected, see the Summary Tables of Changes

CHT36 Disabling PWM[1:0] Signals May Not Work

Problem: Clearing PWM_Enable field (bit 31) in PWMCTRL registers (Bus 0; Device 30; Function

1,2; Offset 10H) should disable PWM (Pulse Width Modulation) Output. However, due to this erratum, the PWM[1:0] signals may remain enabled after clearing PWM_Enable

under certain conditions.

Implication: Hardware connected to the PWM signals may not behave as expected.

Workaround: Intel has identified PWM driver workaround for this erratum. The driver should write

all 'O's to PWM_Base_Unit field (bits 23:8) of PWMCTRL register, followed by setting

PWM_SW_Update to '1' before clearing PWM_Enable field.

Status: For the steppings affected, see the Summary Tables of Changes

CHT37 Leakage from V1P05A to V1P8A Power Rail at Power On

Problem: At power on, leakage from the V1P05A power rail to the V1P8A power rail may result

in raising the V1P8A rail to about 400mV prior to that rail being powered.

Implication: Intel has not observed this erratum to impact the operation of any commercially

available platform.

Workaround: None identified.

Status: For the steppings affected, see the Summary Tables of Changes

CHT38 Systems May Experience a Slower Boot or a Hang Occasionally

Problem: On occasion, the system may experience a boot time longer than normal or hang

during boot.

Implication: When this erratum occurs, systems may boot slowly or hang during boot.

Workaround: It is possible for the firmware to contain a workaround for this erratum.

Status: For the steppings affected, see the Summary Tables of Changes

CHT39 Protocol Speed ID Count (PSIC) Field Incorrect Value

Problem: The Protocol Speed ID Count (PSIC) field incorrectly reports a value of 3. PSIC should

report 6 indicating SSIC support.

Implication: If software utilizes PSIC, it may incorrectly determine SSIC is not supported.

Additionally xHCI CV TD 1.09 Protocol Speed ID Test fails. Intel has obtained a USB-

IF waiver for this erratum.

Workaround: None identified.

Status: For the steppings affected, see the Summary Tables of Changes



CHT40 xHCI Host Initiated LPM L1 May Cause a Hang

Problem: If USB 2.0 device supports hardware LPM and causes the host to initiate L1, then the

host may inadvertently generate a transaction error during the Hardware LPM entry

process.

Implication: The host will automatically re-enumerate the device repeatedly, resulting in a soft

hang.

Workaround: A BIOS code change has been identified and may be implemented as a workaround

for this erratum.

Status: For the steppings affected, see the Summary Tables of Changes

CHT41 USB 2.0 Ports May Not Function After Power-On

Problem: USB 2.0 ports may not function after the system is powered on.

Implication: When this erratum occurs, USB 2.0 devices that functioned prior to powering off the

system are inaccessible after a subsequent power-on. This erratum does not impact

USB 3.0 ports.

Workaround: It is possible for the firmware to contain a workaround for this erratum.

Status: For the steppings affected, see the Summary Tables of Changes

CHT42 PMI May be Pended When PMI LVT Mask Bit Set

Problem: If a performance counter overflow or PEBS (Precise Event Based Sampling) record

generation is unable to trigger a PMI (Performance Monitoring Interrupt) due to the PMI LVT (Local Vector Table) entry's mask bit being set, the PMI should be dropped. Due to this erratum, the PMI may instead be pended and may be taken after the PMI

LVT entry mask bit is cleared.

Implication: An unexpected PMI may occur.

Workaround: None identified.

Status: For the steppings affected, see the Summary Tables of Changes

CHT43 Performance Monitoring Counter Overflows May Not be Reflected in

IA32_PERF_GLOBAL_STATUS

Problem: When an overflow indication in IA32_PERF_GLOBAL_STATUS MSR (38EH) is cleared

via either the logging of a PEBS (Precise Event Based Sampling) record or an MSR write to IA32_PERF_GLOBAL_OVF_CTRL MSR (390H), a simultaneous counter

overflow may not set its corresponding overflow bit.

Implication: When this erratum occurs, a counter overflow will not be logged in

IA32_PERF_GLOBAL_STATUS, although it may still pend a Performance Monitoring

Interrupt.

Workaround: None identified.



Status: For the steppings affected, see the Summary Tables of Changes

CHT44 System May Exhibit Slow Boot or Shutdown During Cold Boot

Problem: Some systems may hang shortly after a cold reset. This will lead to timeout and a

warm reset which causes the boot to take an additional 5 seconds. If global reset is not implemented as specified by the platform design guide, the warm reset may lead

to a system shutdown.

Implication: Occasionally, some systems may experience a slower cold boot due to the boot

process involving a warm reset. If those systems do not properly implement global

reset, they may shutdown instead of completing the boot.

Workaround: A BIOS code change has been identified and may be implemented as a workaround

for this erratum.

Status: For the steppings affected, see the Summary Tables of Changes

CHT45 Processor May Not Wake From C6 or Deeper Sleep State

Problem: The processor may not wake after a sleep state entered with MWAIT Target C-state of

C6 and Sub C-state of 2 or a target C-state deeper than C6 is requested.

Implication: When this erratum occurs, the system may hang.

Workaround: It is possible for the firmware to contain a workaround for this erratum.

Status: For the steppings affected, see the Summary Tables of Changes.

CHT46 LPC SERR Generation Can Not be Independently Disabled

Problem: LPC SERR# events are incorrectly propagated to trigger the NMI interrupt when the

SEE field of the PCIE_REG_COMMAND register (Bus 0; Device 31; Function 0; Offset 4h) is cleared. This erratum only affects systems with attached LPC devices that signal

SERR# events.

Implication: SERR for LPC cannot be disabled using PCIE_REG_COMMAND SEE bit. SERR# is used

on the LPC bus to carry the legacy ISA IOCHK# parity error indication.

Workaround: None identified. Software can clear NSC (NMI Status and Control) MSR (Bus 0; Device

31; Function 0; Offset 61h) SNE field to disable SERR for both NMI and LPC.

Status: For the steppings affected, see the Summary Tables of Changes.

CHT47 Incorrect Detection of USB LFPS May Lead to USB 3.0 Link Errors

Problem: The USB 3.0 host controller may incorrectly detect LFPS (Low Frequency Periodic

Signal) on certain SoC parts.

Implication: When this erratum occurs, the USB 3.0 host controller may not enumerate the link or

may encounter unrecoverable errors during operation.

Workaround: A BIOS workaround has been identified and may be implemented as a workaround for

this erratum.



Status: For the steppings affected, see the Summary Tables of Changes.

CHT48 USB High Speed Links May Disconnect When Subject to EFT Events

Problem: When subjected to EFT (Electric Fast Transient) events, the xHCI host controller USB

2.0 interface may not meet CE Certification requirements according to IEC 61000-4-4

connected to a USB device with an unshielded cable on a USB2 root port.

Implication: When this erratum occurs, the USB high speed device may be falsely disconnected.

This will result in failure of the IEC 61000-4-4 EFT test.

Workaround: None identified.

Status: For the steppings affected, see the Summary Tables of Changes.

CHT49 System May Hang When DDR Dynamic Self-Refresh is Enabled

Problem: The system may hang when DDR dynamic self-refresh is enabled.

Implication: When this erratum occurs, the system hangs. A cold reset is required to recover the

system.

Workaround: A BIOS workaround has been identified.

Status: For the steppings affected, see the Summary Tables of Changes.

CHT50 USB3 PHY May Become Unreliable On Certain SoC Parts

Problem: When the system enters S0i3 sleep state, the contents of USB3 PHY configuration

registers may change sometimes.

Implication: Due to this erratum, the USB3 device connected to the port may not be detected or

the port may downgrade to USB2 speed.

Workaround: It is possible for BIOS to contain a workaround for this erratum.

Status: For the steppings affected, see the Summary Tables of Changes.

CHT51 xHCI Host Controller Reset May Lead to a System Hang

Problem: An access to xHCI configuration space within 1ms of setting the xHCI HCRST (Host

Controller Reset) bit of the USB Command Register (xHCIBAR, offset 80h, Bit [1]) or a second setting of the HCRST bit within 120ms may cause the xHCI host controller to

fail to respond.

Implication: Due to this erratum, the system may hang.

Workaround: Software must not access xHCI configuration space within 1ms or set HCRST bit

within 120ms of setting the HCRST bit.

Status: For the steppings affected, see the Summary Tables of Changes



CHT52 System May Experience Inability to Boot or May Cease Operation

Problem: Under certain conditions where S0ix is not implemented and activity is high for several

years the LPC, RTC and SD Card may stop functioning in the outer years of use.

Implication: LPC and RTC circuitry that stops functioning may cause operation to cease or inability

to boot. SD Card that stops functioning may cause SD Cards to be unrecognized. Intel has only observed this behavior in simulation. Designs that implement the LPC interface at the 1.8V signal voltage are not affected by the LPC part of this erratum.

Designs implementing S0ix are not affected by this issue.

Workaround: Firmware code changes for LPC and RTC circuitry and mitigations for SD Card circuitry

have been identified and may be implemented for this erratum.

Status: For the steppings affected, see the Summary Tables of Changes

§



Specification Changes

There are no specification changes in this revision of the Specification Update.

§



Specification Clarifications

There are no specification clarifications in this revision of the Specification Update.

§



Documentation Changes

There are no documentation changes in this revision of the Specification Update.

§