

# Intel(R) IQ80331 I/O Processor DDR-II 400 Evaluation Platform Board (IQ80331)

## TABLE OF CONTENTS

IQ80331 DDR-II 400 BLOCK DIAGRAM	PAGE 2
IQ80331 - PRIMARY AND SECONDARY PCI	PAGE 3
IQ80331 - DDR / PBI / UART / I2C	PAGE 4
IQ80331 - POWER / GROUND	PAGE 5
PRIMARY PCI BUS - EDGE CONNECTOR	PAGE 6
SECONDARY PCI BUS - SLOT	PAGE 7
Gb ETHERNET CONTROLLER	PAGE 8
GbE - POWER / LINDSAY - JTAG / RESET	PAGE 9
DDR-II 400 SERIES TERMINATION	PAGE 10
DDR-II 400 LAI Probe Connectors	PAGE 11
DDR-II 400 REG / PLL / SPD	PAGE 12
DDR-II 400 MEMORY	PAGE 13
DDR-II 400 TERMINATION	PAGE 14
PBI FLASH INTERFACE / RESET STRAPS	PAGE 15
CPLD / HEX DISPLAY	PAGE 16
I2C / UART	PAGE 17
VOLTAGE REGULATORS	PAGE 18
DDR BATTERY BACKUP	PAGE 19
MICTOR CONNECTORS	PAGE 20
REVISION LOG	PAGE 21

INFORMATION IN THIS DOCUMENT IS PROVIDED IN CONNECTION WITH INTEL (R) PRODUCTS. NO LICENSE, EXPRESS OR IMPLIED, BY ESTOPPEL OR OTHERWISE, TO ANY INTELLECTUAL PROPERTY RIGHTS IS GRANTED BY THIS DOCUMENT. EXCEPT AS PROVIDED IN INTEL'S TERMS AND CONDITIONS OF SALE FOR SUCH PRODUCTS, INTEL ASSUMES NO LIABILITY WHATSOEVER, AND INTEL DISCLAIMS ANY EXPRESS OR IMPLIED WARRANTY, RELATING TO SALE AND/OR USE OF INTEL PRODUCTS INCLUDING LIABILITY OR WARRANTIES RELATING TO FITNESS FOR A PARTICULAR PUPOSE, MERCHANTABILITY, OR INFRINGEMENT OF ANY PATENT, COPYRIGHT OR OTHER INTELLECTUAL PROPERTY RIGHT. Intel products are not intended for use in medical, life saving, life sustaining applications.

Intel may make changes to specifications and product descriptions at any time, without notice.

Designers must not rely on the absence or characteristics of any features or instructions marked "reserved" or "undefined." Intel reserves these for future definition and shall have no responsibility whatsoever for conflicts or incompatibilities arising from future changes to them.

The IQ80331 may contain design defects or errors known as errata which may cause the product to deviate from published specifications. Current characterized errata are available on request.

MPEG is an international standard for video compression/decompression promoted by ISO. Implementations of MPEG CODECs, or MPEG enabled platforms may require licenses from various entities, including Intel Corporation.

This schematic is furnished under license and may only be used or copied in accordance with the terms of the license. The information in this manual is furnished for informational use only, is subject to change without notice, and should not be construed as a commitment by Intel Corporation. Intel Corporation assumes no responsibility or liability for any errors or inaccuracies that may appear in this document or any software that may be provided in association with this document.

Except as permitted by such license, no part of this document may be reproduced, stored in a retrieval system, or transmitted in any form or by any means without the express written consent of Intel Corporation.

Contact your local Intel sales office or your distributor to obtain the latest specifications and before placing your product order.

Copies of documents which have an ordering number and are referenced in this document, or other Intel literature may be obtained by calling 1-800-548-4725 or by visiting Intel's website at <http://www.intel.com>.


AnyPoint, AppChoice, BoardWatch, BunnyPeople, CablePort, Celeron, Chips, CT Media, Dialogic, DM3, EtherExpress, ETOX, FlashFile, i386, i486, i960, iCOMP, InstantIP, Intel, Intel Centrino, Intel logo, Intel386, Intel486, Intel740, IntelDX2, IntelDX4, IntelSX2, Intel Create & Share, Intel GigaBlade, Intel InBusiness, Intel Inside, Intel Inside logo, Intel NetBurst, Intel NetMerge, Intel NetStructure, Intel Play, Intel Play logo, Intel SingleDriver, Intel SpeedStep, Intel StrataFlash, Intel TeamStation, Intel Xeon, Intel XScale, IPLink, Itanium, MCS, MMX, MMX logo, Optimizer logo, OverDrive, Paragon, PC Dads, PC Parents, PDCharm, Pentium, Pentium II Xeon, Pentium III Xeon, Performance at Your Command, RemoteExpress, SmartDie, Solutions960, Sound Mark, StorageExpress, The Computer Inside., The Journey Inside, TokenExpress, VoiceBrick, VTune, and Xircom are trademarks or registered trademarks of Intel Corporation or its subsidiaries in the United States and other countries.

\* Other names and brands may be claimed as the property of others.



Copyright (C) 2004, Intel Corporation



P1


# INTEL(R) IQ80331 DDR-II 400 BLOCK DIAGRAM




INTERRUPTS HEADER











**FILTERED PHASE LOCK-LOOP SUPPLY**



**IOP PWR & GND PINS**









RJ45 Connector for Gb Ethernet NIC.

NOTE: Isolate this 2.5V plane.






















### DDR VTT Termination




NOTE: Place termination as close to the input as possible.




### DDR VDD Decoupling




### DDR VTT Decoupling





S7C1 SWITCH #	SIGNAL NAME	SWITCH SETTING	SIGNAL VALUE	STRAPPING DESCRIPTION
1	PBI_AD3	* PUSHED IN AT THE TOP	0	SECONDARY PCI BUS SET TO 100 MHz
		PUSHED IN AT THE BOTTOM	1	SECONDARY PCI BUS SET TO 133 MHz
2	PBI_AD5	* PUSHED IN AT THE TOP	0	HOLD IOP CORE IN RESET
		* PUSHED IN AT THE BOTTOM	1	ALLOW IOP CORE TO EXECUTE
3	PBI_AD6	* PUSHED IN AT THE TOP	0	CONFIGURATION RETRY DISABLED - USE WHEN BOOTING IN A BACKPLANE
		* PUSHED IN AT THE BOTTOM	1	CONFIGURATION RETRY ENABLE - USE WHEN BOOTING IN A HOST
4	PBI_AD0	* PUSHED IN AT THE TOP	0	DISABLE THE 80331 PCI-TO-PCI BRIDGE
		* PUSHED IN AT THE BOTTOM	1	ENABLE THE 80331 PCI-TO-PCI BRIDGE
5	PBI_A0	* PUSHED IN AT THE TOP	0	DISABLE PRIVATE DEVICES
		* PUSHED IN AT THE BOTTOM	1	ENABLE PRIVATE DEVICES - ALLOWS USE OF DEVICES ON SECONDARY PCI BUS
6	PBI_A1	* PUSHED IN AT THE TOP	0	NORMAL MEMORY ADDRESSING MODE ON THE SECONDARY PCI BUS
		* PUSHED IN AT THE BOTTOM	1	PRIVATE MEMORY SPACE ENABLED ON THE SECONDARY PCI BUS
7	PBI_A2	* PUSHED IN AT THE TOP	0	32-bit PRIMARY PCI-X BUS WIDTH
		* PUSHED IN AT THE BOTTOM	1	64-bit PRIMARY PCI-X BUS WIDTH
8	N/C	* PUSHED IN AT THE TOP	0	SPARE SWITCH, NO INFLUENCE TO STRAPPING OPTIONS
		* PUSHED IN AT THE BOTTOM	1	SPARE SWITCH, NO INFLUENCE TO STRAPPING OPTIONS
9	N/C	* PUSHED IN AT THE TOP	0	SPARE SWITCH, NO INFLUENCE TO STRAPPING OPTIONS
		* PUSHED IN AT THE BOTTOM	1	SPARE SWITCH, NO INFLUENCE TO STRAPPING OPTIONS
10	3_3V	* PUSHED IN AT THE TOP	0	by-16 MODE BUS WIDTH FOR PBI MEMORY BOOT WINDOW
		* PUSHED IN AT THE BOTTOM	1	by-8 MODE BUS WIDTH FOR PBI MEMORY BOOT WINDOW

\* DEFAULT SWITCH SETTINGS WHEN BOOTING WITH RedBoot FIRMWARE SOFTWARE.



NOTE: Push in Top Of Switch S7C1 To Enable These Options.

NOTE: Push in Bottom Of Switch S7C1 To Enable These Options.

SECONDARY PCI BUS SET TO 100 MHz

IOP CORE NOT HELD IN RESET

ATU PCI INTERFACE SIGNALS RETRY'S

ENABLE THE 80331 PCI-TO-PCI BRIDGE

SECONDARY PCI DEVICES ARE TRANSPARENT TO THE PRIMARY PCI BUS

PRIVATE MEMORY SPACE ENABLED ON THE SECONDARY PCI BUS

64-bit PRIMARY PCI-X BUS WIDTH

INACTIVE SPARE SWITCH

INACTIVE SPARE SWITCH

by-16 MODE BUS WIDTH FOR PBI MEMORY BOOT WINDOW

NOTE: Push in Top Of Switch S7C1 To Enable These Options.


NOTE: Push in Bottom Of Switch S7C1 To Enable These Options.

NOTE: Connector J9A1 is NOT PC104 compliant.  
OTS PC104 devices will not function properly when plugged into this connector.

NOTE: PINGATE SWAPS ARE O.K.

NOTE: Resistor R10 to be populated when using IOP in 'no bridge mode.'







### CPLD JTAG Header



### CPLD




NOTE: When running RedBoot, a proper boot results with an output of A1 on hex display.  
 NOTE: When core is held in reset (default setting), no output results on hex display.




JUMPER J9C1

PINS	SETTINGS
N/C	Audio Alarm OFF
1 & 2	Audio Alarm LOUD
2 & 3	Audio Alarm QUIET







### I2C EPROM HEADER



### I2C TEMP SENSOR HEADER




### FAN POWER HEADER




NOTE:  
Header J2D1 is to be utilized for active IOP cooling.  
The active heat sink part number is: C51829-001.  
The passive IOP cooling solution requires at least 200 lfm across its surface.  
The passive heat sink part number is: C50161-001.

### UART HEADER




NOTE: Install Jumper J1B1 to Disable UART U1 RXD.

### RS-232 TRANSCEIVER



NOTE: Install Jumper J1D2 to enable the UART transceiver.


### RJ11 Dual Serial Port Connector




NOTE: Lower RJ11 connector on PCB.

NOTE: Upper RJ11 connector on PCB.


### DDR 1.8V Voltage Regulator



### 1.35V Voltage Regulator




### 1.5V Voltage Regulator




### LED Indicators

NOTE: Identify indicators in silk-screen.




### Secondary PCI-X Expansion Slot Power Connector

NOTE: Auxiliary power MUST be connected to use secondary PCI slot.




### DDR VTT Voltage Regulator

NOTE: VREF powers up 150uS after +1.8V power rail.





### 3.3V Voltage Regulator for PCI Slot





### BATTERY BACKUP CONTROL CIRCUITRY

### DDR SELF-REFRESH LINEAR REGULATOR


NOTE: Device U7D4 is EOL. Use another device.




### Battery Header




### IOP 1.8V ISOLATION CIRCUITRY



# DEBUG CONNECTOR



# UNUSED PARTS



# Version History

Ver 1.0 -- Proto Build      09/29/04