

=====  
Intel® Firmware Support Package (Intel® FSP) for Intel® Atom™ Processor E3800  
Product Family Release Notes.

Release label: BAYTRAIL\_FSP\_GOLD\_002\_10-JANUARY-2014

January 10th 2014

=====  
=====  
Copyright (c) 2013, Intel Corporation.

This Intel(R) Firmware Support Package ("Software") is furnished under license and may only be used or copied in accordance with the terms of that license. No license, express or implied, by estoppel or otherwise, to any intellectual property rights is granted by this document. The Software is subject to change without notice, and should not be construed as a commitment by Intel Corporation to market, license, sell or support any product or technology. Unless otherwise provided for in the license under which this Software is provided, the Software is provided AS IS, with no warranties of any kind, express or implied. Except as expressly permitted by the Software license, neither Intel Corporation nor its suppliers assumes any responsibility or liability for any errors or inaccuracies that may appear herein. Except as expressly permitted by the Software license, no part of the Software may be reproduced, stored in a retrieval system, transmitted in any form, or distributed by any means without the express written consent of Intel Corporation.

=====  
=====  
RELEASE NOTES CONTENTS

- 1. OVERVIEW
- 2. RELEASE INFORMATION
- 3. INTEGRATION NOTES
- 4. SOC FEATURES
- 5. SUPPORTED FEATURES
- 6. FSP Configuration
- 7. LIMITATIONS
- 8. KNOWN ISSUES
- 9. CHANGE LOG

=====  
1. OVERVIEW

=====  
This package contains the required binary image(s) and collaterals for the Intel® Firmware Support Package (Intel® FSP) for the Intel® Atom™ Processor E3800 Product Family.

=====  
2. RELEASE INFORMATION

This FSP binary has been integrated a Reference Boot Loader and verified on a Bayley Bay Customer Reference Board (CRB) equipped with stepping B3 SoC.

---

### 3. INTEGRATION NOTES

---

Several header and source files are provided in the package to assist with integrating the FSP with the bootloader.

Please consult the Intel® FSP Integration Guide for further information.

When secure boot feature is enabled, integration of the FSP requires additional steps in addition to the steps documented in the integration guide.

---

### 4. SOC FEATURES

---

- Upto 4 CPU Cores
- Upto 2.2 GHz CPU Frequency
- HDMI, DP/eDP, VGA Display
- 8 GB Max Addressable Memory @ 1066/1333 MT/s
- If only 1 DIMM is used, channel 0 must be used.
- Both memory channels must be populated with DIMMs of same configuration.
- PCI Express
- SATA
- USB 3.0
- Serial Peripheral Bus Controllers

---

### 5. SUPPORTED FEATURES

---

- Atom E3800 Bx steppings
- MCU update
- Memory Detection and Initialization
  - Fast Boot support
- MTRR Initialization on all CPU threads
- PCI Express initialization
- Internal devices initialization
- Configuration Options through Intel BCT
- Rebase to a different base address through Intel BCT
- Secure Boot
- S3
- PCI mode and ACPI Mode for the LPSS devices
- USB 3.0 support

---

### 6. FSP Configuration

---

When integrating with a bootloader The FSP should be placed at the same base address that it is configured to.

The default base address for the FSP is 0xFFFFC0000. The base address for the FSP can be configured to a different address using the Intel BCT.

The FSP also provides a set of configuration options for initializing the SOC and can be customized through the Intel BCT.

The Intel BCT is available at <http://www.intel.com/fsp>

The configuration options are split across two regions - a set of options are in the signed region and a set of options are in the unsigned region enabling field update of these options without having to re-sign the whole image when secure boot feature is enabled.

=====  
7. LIMITATIONS  
=====

=====  
8. KNOWN ISSUES  
=====

=====  
9. CHANGE LOG  
=====

Release BAYTRAIL\_FSP\_GOLD\_002\_10-JANUARY-2014:  
- Gold 002 Release

Release BAYTRAIL\_FSP\_GOLD\_001\_11-OCTOBER-2013:  
- Gold 001 Release