## Revisions

<table>
<thead>
<tr>
<th>Revision</th>
<th>Date</th>
<th>Notes</th>
</tr>
</thead>
<tbody>
<tr>
<td>0.4</td>
<td>September 2017</td>
<td>• First Release (Intel Public).</td>
</tr>
<tr>
<td>1.0</td>
<td>February 2018</td>
<td>• Updated section 2.0 (LAN Queue Interface; descriptor tables).</td>
</tr>
</tbody>
</table>
# Content

## 1.0 Introduction

<table>
<thead>
<tr>
<th>Section</th>
<th>Page</th>
</tr>
</thead>
<tbody>
<tr>
<td>1.1 Features</td>
<td>7</td>
</tr>
<tr>
<td>1.1.1 Mailbox</td>
<td>7</td>
</tr>
<tr>
<td>1.1.2 Queue Pairs</td>
<td>7</td>
</tr>
<tr>
<td>1.1.3 Interrupts</td>
<td>8</td>
</tr>
<tr>
<td>1.1.4 Rx Offloads</td>
<td>8</td>
</tr>
<tr>
<td>1.1.5 Tx Offloads</td>
<td>8</td>
</tr>
<tr>
<td>1.2 AVF Driver Software Flows</td>
<td>8</td>
</tr>
<tr>
<td>1.2.1 Driver Identification</td>
<td>8</td>
</tr>
<tr>
<td>1.2.2 Feature Query</td>
<td>9</td>
</tr>
<tr>
<td>1.2.3 Device Configuration</td>
<td>9</td>
</tr>
<tr>
<td>1.3 Supported Hardware</td>
<td>9</td>
</tr>
</tbody>
</table>

## 2.0 LAN Queue Interface

<table>
<thead>
<tr>
<th>Section</th>
<th>Page</th>
</tr>
</thead>
<tbody>
<tr>
<td>2.1 Receive Queues</td>
<td>11</td>
</tr>
<tr>
<td>2.1.1 Receive Queue Ring</td>
<td>11</td>
</tr>
<tr>
<td>2.1.2 Receive Queue Descriptor</td>
<td>12</td>
</tr>
<tr>
<td>2.1.2.1 Receive Descriptor - Read Format</td>
<td>12</td>
</tr>
<tr>
<td>2.1.2.2 Receive Descriptor (Write Back Format)</td>
<td>13</td>
</tr>
<tr>
<td>2.1.4 Receive Init Flows</td>
<td>16</td>
</tr>
<tr>
<td>2.1.5 Packet Receive Flow</td>
<td>17</td>
</tr>
<tr>
<td>2.1.5.1 Receive Descriptors Preparation and Tail Bump</td>
<td>17</td>
</tr>
<tr>
<td>2.1.5.2 Descriptor Write Back</td>
<td>17</td>
</tr>
<tr>
<td>2.1.6 Basic Receive Offloads</td>
<td>18</td>
</tr>
<tr>
<td>2.1.6.1 Strip Ethernet CRC Bytes</td>
<td>18</td>
</tr>
<tr>
<td>2.1.6.2 VLAN Extraction</td>
<td>18</td>
</tr>
<tr>
<td>2.1.6.3 Receive L3 and L4 Integrity Check Offload</td>
<td>18</td>
</tr>
<tr>
<td>2.1.6.4 RSS Support</td>
<td>19</td>
</tr>
<tr>
<td>2.2 Transmit Queues</td>
<td>20</td>
</tr>
<tr>
<td>2.2.1 Transmit Queue Ring</td>
<td>20</td>
</tr>
<tr>
<td>2.2.2 Transmit Queue Descriptor</td>
<td>21</td>
</tr>
<tr>
<td>2.2.2.1 General Descriptors</td>
<td>21</td>
</tr>
<tr>
<td>2.2.2.2 Transmit Data Descriptor</td>
<td>22</td>
</tr>
<tr>
<td>2.2.2.3 LAN Transmit Context Descriptors</td>
<td>25</td>
</tr>
<tr>
<td>2.2.3 Transmit Init Flows</td>
<td>26</td>
</tr>
<tr>
<td>2.2.4 Packet Transmission Flow</td>
<td>26</td>
</tr>
<tr>
<td>2.2.5 Stateless Transmit Offloads</td>
<td>26</td>
</tr>
<tr>
<td>2.2.5.1 L2 Offloads</td>
<td>26</td>
</tr>
<tr>
<td>2.2.5.2 VLAN Insertion</td>
<td>26</td>
</tr>
<tr>
<td>2.2.5.3 Transmit L3 and L4 Integrity Offload</td>
<td>27</td>
</tr>
<tr>
<td>2.2.5.4 Transmit Segmentation Offload (TSO or LSO)</td>
<td>29</td>
</tr>
</tbody>
</table>

## 3.0 Interrupts

<table>
<thead>
<tr>
<th>Section</th>
<th>Page</th>
</tr>
</thead>
<tbody>
<tr>
<td>3.1 MSI-X Vectors</td>
<td>33</td>
</tr>
<tr>
<td>3.1.1 Interrupt Enable Procedure (PEA)</td>
<td>33</td>
</tr>
<tr>
<td>3.1.2 Pending Bit Array (PBA)</td>
<td>33</td>
</tr>
<tr>
<td>3.1.3 Interrupt Sequence</td>
<td>34</td>
</tr>
<tr>
<td>3.1.3.1 MSI-X Interrupts While Interrupts are Disabled by the Operating System</td>
<td>34</td>
</tr>
<tr>
<td>3.2 Interrupt Causes</td>
<td>35</td>
</tr>
<tr>
<td>3.2.1 LAN Transmit Queues</td>
<td>35</td>
</tr>
<tr>
<td>3.2.2 LAN Receive Queues</td>
<td>35</td>
</tr>
<tr>
<td>3.2.3 Admin Queues</td>
<td>35</td>
</tr>
<tr>
<td>3.2.4 Other Interrupt Causes</td>
<td>35</td>
</tr>
<tr>
<td>3.2.5 Software Initiated Interrupt</td>
<td>36</td>
</tr>
<tr>
<td>3.3 Interrupt Moderation and Link List</td>
<td>36</td>
</tr>
<tr>
<td>3.3.1 Interrupt Throttling (ITR)</td>
<td>36</td>
</tr>
</tbody>
</table>

## 4.0 Mailbox

<table>
<thead>
<tr>
<th>Section</th>
<th>Page</th>
</tr>
</thead>
<tbody>
<tr>
<td>4.1 Mailbox Registers and Command Format</td>
<td>37</td>
</tr>
<tr>
<td>4.1.1 Mailbox Queue CSRs</td>
<td>38</td>
</tr>
<tr>
<td>4.1.2 Error Codes</td>
<td>39</td>
</tr>
<tr>
<td>4.1.2.1 Critical Error Indication</td>
<td>40</td>
</tr>
<tr>
<td>4.1.3 Commands Description</td>
<td>40</td>
</tr>
<tr>
<td>4.1.3.1 Direct Command</td>
<td>40</td>
</tr>
<tr>
<td>4.1.3.2 Indirect Command</td>
<td>42</td>
</tr>
<tr>
<td>4.2 Command opcodes</td>
<td>43</td>
</tr>
<tr>
<td>4.3 Mailbox Initialization Flow</td>
<td>44</td>
</tr>
<tr>
<td>4.3.1 Receive Queue Element Initialization by the AVF Driver</td>
<td>44</td>
</tr>
<tr>
<td>4.3.2 Driver Unload and Queue Shutdown</td>
<td>45</td>
</tr>
<tr>
<td>4.4 Mailbox Commands</td>
<td>45</td>
</tr>
<tr>
<td>4.4.1 Send Message to PF Command</td>
<td>45</td>
</tr>
</tbody>
</table>
Content — AVF Driver

4.4.2 Incoming Message From PF Mailbox ................................................................. 46
4.4.3 Queue Shutdown Command .............................................................................. 47

5.0 Extensibility Features ........................................................................................... 49
5.1 Advanced Rx Offloads ......................................................................................... 49
5.2 RDMA .................................................................................................................. 49

6.0 Software Flows .................................................................................................... 51
6.1 Init Flow ............................................................................................................... 51
6.1.1 PF-VF Capability Exchange ............................................................................ 52
6.1.2 Tx and Rx Initialization .................................................................................... 52
6.2 AVF Driver PF-VF Software Protocol ................................................................. 53
6.2.1 Software Protocol ........................................................................................... 53
6.2.1.1 Software Opodes ......................................................................................... 54
6.2.1.2 Error Codes ................................................................................................ 55
6.2.1.3 Offloads/Capabilities .................................................................................. 55
6.2.1.4 Adding New Offloads/Capabilities ............................................................. 55
6.2.2 Event Handling ............................................................................................... 56
6.2.3 PMD Driver for AVF ....................................................................................... 56
6.3 Initialization/Pre-configure Flow ......................................................................... 56
6.3.1 PF-VF Capability Exchange ............................................................................ 56
6.3.2 Tx and Rx Initialization .................................................................................... 57
6.3.3 Receive and Transmit Flows ........................................................................... 57
6.3.3.1 Receive Burst ............................................................................................. 58
6.3.3.2 Transmit Burst Flow .................................................................................. 59
6.3.4 DPDK Forwarding Application Example ......................................................... 59

7.0 Device Registers - VF ......................................................................................... 61
7.1 BAR0 Registers Summary ................................................................................... 61
7.2 Detailed Register Description - VF BAR0 .......................................................... 62
7.2.1 VF - General Registers ................................................................................... 62
7.2.1.1 VF Reset Status - VGEN_RSTAT (0x00008800; RW) ................................... 62
7.2.2 VF - Interrupts ............................................................................................... 62
7.2.2.1 VF Interrupt Dynamic Control Zero - VFINT_DYN_CTL0 (0x00005C00; RW) .... 62
7.2.2.2 VF Interrupt Dynamic Control N - VFINT_DYN_CTLN[n] (0x00003800 + 0x4*n, n=0...63; RW) 63
7.2.2.3 VF Interrupt Throttling Zero - VFINT_ITRO[n] (0x00004C00 + 0x4*n, n=0...2; RW) .......... 64
7.2.2.4 VF Interrupt Throttling N - VFINT_ITRN[n,m] (0x00002800 + 0x4*n + 0xC*m, n=0...2, m=0...63; RW) 64
7.2.3 VF - Control Queues ....................................................................................... 64
7.2.3.1 VF MailBox Transmit Queue Base Address Low - VF_ATQBAL (0x00007C00; RW) .......... 64
7.2.3.2 VF MailBox Transmit Queue Base Address High - VF_ATQBAH (0x00007800; RW) ........ 64
7.2.3.3 VF MailBox Transmit Queue Length - VF_ATQLEN (0x00006800; RW) .................. 65
7.2.3.4 VF MailBox Transmit Head - VF_ATQH (0x00006400; RW) ................................. 65
7.2.3.5 VF MailBox Transmit Tail - VF_ATQT (0x00006000; RW) ................................. 65
7.2.3.6 VF MailBox Receive Queue Base Address High - VF_ARQBAH (0x00006800; RW) .......... 66
7.2.3.7 VF MailBox Receive Queue Base Address Low - VF_ARQBAL (0x00006400; RW) .......... 66
7.2.3.8 VF MailBox Receive Queue Length - VF_ARQLEN (0x00006000; RW) .................. 66
7.2.3.9 VF MailBox Receive Head - VF_ARQH (0x00007400; RW) ................................. 66
7.2.3.10 VF MailBox Receive Tail - VF_ARQT (0x00007000; RW) ................................. 67
7.2.4 VF - LAN Transmit and Receive Registers ....................................................... 67
7.2.4.1 Transmit Queue Tail - QTX_TAIL[QTX] (0x00000000 + 0x4*QTX, QTX=0...255; RW) .... 67
7.2.4.2 Receive Queue Tail - QRX_TAIL[QRX] (0x00000200 + 0x4*QRX, QRX=0...255; RW) .... 67
7.3 BAR3 Registers Summary ................................................................................... 67
7.4 Detailed Register Description - VF BAR3 ............................................................ 67
7.4.1 MSI-X Table Registers .................................................................................... 67
7.4.1.1 MSI-X Message Address Low - MSIX_TADD[n] (0x00000000 + 0x10*n, n=0...64; RW) ... 68
7.4.1.2 MSI-X Message Address High - MSIX_TUADD[n] (0x000000004 + 0x10*n, n=0...64; RW) ... 68
7.4.1.3 MSI-X Message Data - MSIX_TMSG[n] (0x00000008 + 0x10*n, n=0...64; RW) ........... 68
7.4.1.4 MSI-X Vector Control - MSIX_TVCTRL[n] (0x00000000C + 0x10*n, n=0...64; RW) ........ 68
7.4.1.5 MSI-X PBA Structure - MSIX_PBA[n] (0x000008000 + 0x4*n, n=0...2; RO) ............... 69
7.5 Register Subset for Modified Driver ................................................................. 69

Appendix AVirtual Channel Protocol ........................................................................ 71
1.0 Introduction

This document describes the hardware interface of a Single Root I/O Virtualization (SR-IOV) Virtual Function (VF) that is compatible with the AVF driver. It also describes the interface between the AVF driver and a compliant Physical Function (PF) driver used to negotiate the capabilities of the VF driver/hardware/PF combination.

The Intel® Ethernet 700 Series supports an AVF compliant interface.

1.1 Features

The following minimal features are supported by the AVF driver:

1. A mailbox to the PF driver
2. 4 Rx and Tx queue pairs
3. 5 MSI-X interrupts
4. Per vector interrupt moderation
5. An RSS table of 64 entries that can point to up to 4 queues
6. Basic Rx and Tx offloads (checksum and TSO for non-tunneled packets).

The following features are optional and might be exposed by the hardware:

1. More queues or more interrupts.
2. Extension of the RSS table so that it can point to a larger number of queues/use more entries
3. RDMA support
4. VF VLAN trunking
5. VF promiscuous
6. Negotiate header-split
7. Negotiate Tx checksum/TSO for tunneled packets

1.1.1 Mailbox

The mailbox described in Section 4.0 is a descriptor ring initiated by the AVF driver and can be used for communication with the PF driver for capabilities query and for configurations.

1.1.2 Queue Pairs

The AVF driver exposes at least four Tx and Rx queues. Each queue is initialized by the PF driver upon a request from the AVF driver. The AVF driver then manages the descriptor ring independently. Receive queues are described in Section 2.1 and transmit queues in Section 2.2.
1.1.3 Interrupts

The AVF driver exposes at least five MSI-X vectors mapped in BAR3 of the config space. These vectors can be associated with queue write-back events, or with control events using registers accessible by the AVF driver. The interrupts can also be directly moderated using registers accessible by the AVF driver. The interrupt mechanism is described in Section 3.0.

Note: While MSI-X vectors are provided by the hardware and the AVF kernel drivers use these interrupts, a poll mode driver might be implemented on an AVF compliant hardware. Refer to Appendix A for details of a polling mode driver operation.

1.1.4 Rx Offloads

The AVF driver exposes a set of receive offloads. Namely, it supports RSS, receive CRC and checksum, and VLAN extraction to the receive descriptor as described in Section 2.1.6.

1.1.5 Tx Offloads

The AVF driver exposes a set of stateless transmit offloads. Namely, it supports LSO, transmit checksum, VLAN insertion from the transmit descriptor as described in Section 2.2.5.

1.2 AVF Driver Software Flows

The AVF driver software flows (init and run time) are described in Section 6.0.

1.2.1 Driver Identification

The AVF driver recognizes devices according to the following identification strings.

Note: The following driver identification string device IDs can be used for all Intel devices that support AVF.

<table>
<thead>
<tr>
<th>Vendor ID</th>
<th>Device ID</th>
<th>Sub Vendor ID</th>
<th>Sub Device ID</th>
<th>Code Name</th>
<th>Branding String</th>
</tr>
</thead>
<tbody>
<tr>
<td>0x8086</td>
<td>0x1889</td>
<td>*</td>
<td>*</td>
<td>Virtualization AVF device for non-Windows* hypervisors</td>
<td>Intel® Ethernet Adaptive Virtual Function</td>
</tr>
<tr>
<td>0x8086</td>
<td>0x1889</td>
<td>0x8086</td>
<td>0x0001</td>
<td>Virtualization AVF device for Windows HyperV</td>
<td>Intel® Ethernet Adaptive Virtual Function</td>
</tr>
</tbody>
</table>
1.2.2 Feature Query

The AVF driver can discover which features are available in hardware as described in Section 6.1.

1.2.3 Device Configuration

The AVF driver can request from the PF configurations required for its operation like queue init or new filters as described in Section 6.2.

1.3 Supported Hardware

The following devices are compatible with AVF drivers:

- Intel® Ethernet Controller X710, XL710, and XXV710
- Intel® Ethernet Connection X722

Other products will be added in the future.
2.0 LAN Queue Interface

2.1 Receive Queues

This section includes the following topics:

- Storage of receive packets in system memory.
- Receive descriptor queues description (such as descriptor rings).
- Ring management — Indication of free descriptors to the hardware and indication of completed descriptors back to the software.

2.1.1 Receive Queue Ring

Received packets are posted to host memory through a set of queues. Each queue is a cyclic ring made of a sequence of receive descriptors in contiguous memory. These queues are also called descriptor rings. The AVF driver supports up to four receive queues allocated to the VF. Receive queues are defined by a set of parameters called the queue context. The queue context is managed by the PF driver and it is out of the scope of this document. Only the tail registers (needed at run time) are accessible to the AVF driver. Part of these context parameters are kept in hardware (like the tail register, queue enable / disable flags and interrupt related context).

![Diagram of Receive Descriptor Ring Structure]

Figure 2-1. Receive Descriptor Ring Structure

Receive buffers prepared in the system (host) memory buffers are indicated to hardware by descriptors in the ring. There are several types of descriptors detailed in Section 2.1.2. These include pointers to the data buffers and status indications of the received packets. Figure 2-2 shows two examples of receive packets in host memory composed of two buffers (indicated by two matched descriptors).

A few rules related to receive packet posting to host memory are:
• Receive packets might span one to five buffers (descriptors).
• Receive packets shorter than 64 bytes are never posted to host memory.

![Diagram of received packet in system memory]

**2.1.2 Receive Queue Descriptor**

**2.1.2.1 Receive Descriptor - Read Format**

**2.1.2.1.1 16-byte Receive Descriptors Read Format**

Following is the 16-byte receive descriptor read format prepared by software.

<table>
<thead>
<tr>
<th>Quad Word</th>
<th>63</th>
<th>0</th>
</tr>
</thead>
<tbody>
<tr>
<td>0</td>
<td>Packet Buffer Address</td>
<td></td>
</tr>
<tr>
<td>1</td>
<td>Reserved (0x0)</td>
<td></td>
</tr>
<tr>
<td>63</td>
<td>0</td>
<td></td>
</tr>
</tbody>
</table>

**Packet Buffer Address (64)**

The physical address of the packet buffer defined in byte units. The packet buffer size is defined by the DBUFF parameter in the receive queue context.

**2.1.2.1.2 32-byte Receive Descriptors Read Format**

Following is the 32-byte receive descriptor read format prepared by software.
The fields in first 16 bytes are identical to the 16-byte descriptors described in Section 2.1.2.1.1.

### 2.1.2.2 Receive Descriptor (Write Back Format)

The following subsections describe the fields of the Receive Descriptor as written back by hardware when using 16-byte and 32-byte descriptors. In both cases, a single packet might span on a single buffer or multiple buffers as reported by their matched descriptors. If a packet is described by a single descriptor then all the fields are valid. Following are some rules that apply for a packet that is described by multiple descriptors:

- The following fields are valid in all descriptors of a packet: DD flag (Done); EOP flag (End of Packet) and PKTL field (Packet content length).
- All other fields are valid only in the last descriptor of a packet.

#### 2.1.2.2.1 16-byte Legacy Receive Descriptors WB Format

Following is the 16-byte receive descriptor Write Back (WB) format.

| Quad Word | 63 | 62 | 61 | 60 | 59 | 58 | 57 | 56 | 55 | 54 | 53 | 52 | 51 | 50 | 49 | 48 | 47 | 46 | 45 | 44 | 43 | 42 | 41 | 40 | 39 | 38 | 37 | 36 | 35 | 34 | 33 | 32 | 31 | 30 | 29 | 28 | 27 | 26 | 25 | 24 | 23 | 22 | 21 | 20 | 19 | 18 | 17 | 16 | 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
|-----------|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|
| Quad Word | 63 | 62 | 61 | 60 | 59 | 58 | 57 | 56 | 55 | 54 | 53 | 52 | 51 | 50 | 49 | 48 | 47 | 46 | 45 | 44 | 43 | 42 | 41 | 40 | 39 | 38 | 37 | 36 | 35 | 34 | 33 | 32 | 31 | 30 | 29 | 28 | 27 | 26 | 25 | 24 | 23 | 22 | 21 | 20 | 19 | 18 | 17 | 16 | 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| Packet Buffer Address | 33 | 32 | 31 | 30 | 29 | 28 | 27 | 26 | 25 | 24 | 23 | 22 | 21 | 20 | 19 | 18 | 17 | 16 | 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| Reserved (0x0) | 63 | 62 | 61 | 60 | 59 | 58 | 57 | 56 | 55 | 54 | 53 | 52 | 51 | 50 | 49 | 48 | 47 | 46 | 45 | 44 | 43 | 42 | 41 | 40 | 39 | 38 | 37 | 36 | 35 | 34 | 33 | 32 | 31 | 30 | 29 | 28 | 27 | 26 | 25 | 24 | 23 | 22 | 21 | 20 | 19 | 18 | 17 | 16 | 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| Reserved (0x0) | 63 | 62 | 61 | 60 | 59 | 58 | 57 | 56 | 55 | 54 | 53 | 52 | 51 | 50 | 49 | 48 | 47 | 46 | 45 | 44 | 43 | 42 | 41 | 40 | 39 | 38 | 37 | 36 | 35 | 34 | 33 | 32 | 31 | 30 | 29 | 28 | 27 | 26 | 25 | 24 | 23 | 22 | 21 | 20 | 19 | 18 | 17 | 16 | 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| Reserved (0x0) | 63 | 62 | 61 | 60 | 59 | 58 | 57 | 56 | 55 | 54 | 53 | 52 | 51 | 50 | 49 | 48 | 47 | 46 | 45 | 44 | 43 | 42 | 41 | 40 | 39 | 38 | 37 | 36 | 35 | 34 | 33 | 32 | 31 | 30 | 29 | 28 | 27 | 26 | 25 | 24 | 23 | 22 | 21 | 20 | 19 | 18 | 17 | 16 | 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |

**Reserved/RSV** (Quad Word 1, 3 bits, Quad Word 0, 2 bits)

Reserved.

**Status Field** (Quad Word 1, 19 bits)
<table>
<thead>
<tr>
<th>Bits</th>
<th>Name</th>
<th>Functionality</th>
</tr>
</thead>
<tbody>
<tr>
<td>0</td>
<td>DD</td>
<td>Descriptor done indication flag.</td>
</tr>
<tr>
<td>1</td>
<td>EOP</td>
<td>End of packet flag is set to 1b indicating that this descriptor is the last one of a packet.</td>
</tr>
<tr>
<td>2</td>
<td>L2TAG1P</td>
<td>VLAN presence indication while the VLAN tag is stripped from the packet and reported in the L2TAG1 field in the descriptor.</td>
</tr>
<tr>
<td>3</td>
<td>L3L4P</td>
<td>For IP packets, this flag indicates that detectable L3 and L4 integrity check is processed by hardware. See Section 2.1.6.3 for details.</td>
</tr>
<tr>
<td>4</td>
<td>CRCP</td>
<td>CRCP indicates that the Ethernet CRC is posted with data to the host buffer. Note that strip CRC is enabled by the VIRTCHNL_VF_OFFLOAD_L2 capability.</td>
</tr>
<tr>
<td></td>
<td></td>
<td>If the RXE error flag is set, the CRC bytes are not stripped regardless of the CRCStrip flag in the queue context. Loop back packets originated by another local VSI for which the hardware computes the CRC are never posted with the CRC bytes regardless of the CRCStrip setting in the queue context.</td>
</tr>
<tr>
<td>8:5</td>
<td>Reserved</td>
<td>Reserved. Set to 0x0 by hardware.</td>
</tr>
<tr>
<td>9:10</td>
<td>UMBCAST</td>
<td>Destination address can be one of the following:</td>
</tr>
<tr>
<td></td>
<td></td>
<td>• 00b = Unicast</td>
</tr>
<tr>
<td></td>
<td></td>
<td>• 01b = Multicast</td>
</tr>
<tr>
<td></td>
<td></td>
<td>• 10b = Broadcast</td>
</tr>
<tr>
<td></td>
<td></td>
<td>• 11b = Reserved Non-parsed packets are indicated by PTYPE equals to PAYLOAD (non identified MAC header).</td>
</tr>
<tr>
<td>11</td>
<td>Reserved</td>
<td>Reserved</td>
</tr>
<tr>
<td>12:13</td>
<td>FLTSTAT</td>
<td>The FLTSTAT indicates the reported content in the Filter Status field. 00b = Reserved. 10b = Reserved. 11b = Hash filter signature (RSS).</td>
</tr>
<tr>
<td>14</td>
<td>LPBK</td>
<td>Loop back indication meaning that the packet is originated from this system rather than the network.</td>
</tr>
<tr>
<td>15</td>
<td>IPV6EXADD</td>
<td>Set when an IPv6 packet contains a Destination Options Header or a Routing Header. If the packet contains two IPv6 headers (tunneling), the IPV6EXADD is a logic ‘OR’ function of the two IP headers.</td>
</tr>
<tr>
<td>16:17</td>
<td>Reserved</td>
<td>Reserved</td>
</tr>
<tr>
<td>18</td>
<td>INT_UDP_0</td>
<td>This flag is set for received UDP packets on which the UDP checksum word equals to zero. Note that UDP checksum zero is an indication that there is no checksum. This option is valid only for IPv4 packets and considered an exception error for IPv6 packets (reported to the stack by the driver).</td>
</tr>
</tbody>
</table>
Error Field (Quad Word 1, 8 bits)

Table 2-3. Error Bits

<table>
<thead>
<tr>
<th>Bits</th>
<th>Name</th>
<th>Functionality</th>
</tr>
</thead>
<tbody>
<tr>
<td>2:0</td>
<td>RSV</td>
<td>Reserved</td>
</tr>
</tbody>
</table>
| 3:5  | L3L4E| For IP packets processed by hardware, the L3L4E flag has the following encoding:  
Bit 3 = IPE: IP checksum error indication.  
Bit 4 = L4E: L4 integrity error indication.  
Bit 5 = Reserved for the purpose of these bits, a tunneled packet is a packet with an inner IP header. For example, a VXLAN packet without an inner IP is not considered as a tunnel packet. |
| 6    | OVERSIZE | Oversize packet error indicates that the packet is larger than five descriptors. In this case the portions of the packet that exceeds the permitted number of descriptor(s) is not posted to host memory. |
| 7    | RSV  | Reserved      |

L2TAG1 (Quad Word 0, 16 bits)

Stripped L2 VLAN Tag from the receive packet. This field is valid if the L2TAG1P flag in this descriptor is set (see additional description of the L2TAG1P flag). The L2TAG1 includes the VLAN tag if enabled via VIRTCHNL_VF_OFFLOAD_VLAN capability.

Filter Status (Quad Word 0, 32 bits)

- If the packet matches the Hash filter, then FLTSTAT equals 11b and this field contains the hash signature (RSS).
- Else, FLTSTAT equals 00b and this field is set to zero.

Length (Quad Word 1, 26 bits)

<table>
<thead>
<tr>
<th>Bits</th>
<th>Name</th>
<th>Functionality</th>
</tr>
</thead>
<tbody>
<tr>
<td>0:13</td>
<td>PKTL</td>
<td>Packet content length in the packet buffer defined in byte units.</td>
</tr>
<tr>
<td>14:25</td>
<td>Reserved</td>
<td>Reserved</td>
</tr>
</tbody>
</table>

PTYPE (Quad Word 1, 8 bits)

Packet Type field encodes supported packet types as listed in Table 2-4.

Table 2-4. Packet Types

PTYPES that are preserved for base-mode support.

<table>
<thead>
<tr>
<th>PTYPE</th>
<th>Description</th>
<th>PTYPE</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>L2 Packet Types</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>0</td>
<td>Reserved</td>
<td>11</td>
<td>MAC, ARP</td>
</tr>
<tr>
<td>1</td>
<td>MAC, PAY2</td>
<td>12</td>
<td>MAC, PAY3¹</td>
</tr>
</tbody>
</table>

¹. PTYPE 12 should be ignored.
2.1.2.2 32-byte Receive Descriptors Write Back Format

The 32-byte descriptor is composed of four quad words. The first two Qwords are identical to the 16-byte descriptor write back.

<table>
<thead>
<tr>
<th>Quad Word</th>
<th>6</th>
<th>4</th>
<th>4</th>
<th>3</th>
<th>3</th>
<th>3</th>
<th>2</th>
<th>2</th>
<th>2</th>
<th>1</th>
<th>1</th>
<th>1</th>
</tr>
</thead>
<tbody>
<tr>
<td>3</td>
<td>8</td>
<td>7</td>
<td>8</td>
<td>7</td>
<td>2</td>
<td>1</td>
<td>0</td>
<td>9</td>
<td>7</td>
<td>6</td>
<td>6</td>
<td>5</td>
</tr>
</tbody>
</table>

<table>
<thead>
<tr>
<th>Filter Status</th>
<th>L2TAG1</th>
<th>rsv</th>
<th>MIRR</th>
</tr>
</thead>
<tbody>
<tr>
<td>0</td>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

<table>
<thead>
<tr>
<th>Length</th>
<th>PTYPE</th>
<th>rsv</th>
<th>Error</th>
<th>Status</th>
</tr>
</thead>
<tbody>
<tr>
<td>1</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

<table>
<thead>
<tr>
<th>L2TAG2 (2nd)</th>
<th>L2TAG2 (1st)</th>
<th>rsv</th>
<th>Cryptor</th>
<th>Ext_Status</th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

<table>
<thead>
<tr>
<th>FD Filter ID / Flexible Bytes High</th>
<th>Flexible Bytes Low</th>
</tr>
</thead>
<tbody>
<tr>
<td>6</td>
<td>4</td>
</tr>
<tr>
<td>3</td>
<td>8</td>
</tr>
</tbody>
</table>

2.1.3 Dummy Receive Descriptors

In some cases, hardware might reserve one more descriptor than needed for a given packet. In this case, this dummy descriptor is written back as the last descriptor of the packet with a data length field == 0. For this packet, the dummy descriptor carries all the flags that are normally written at the last descriptor of a multi-descriptors packets. A dummy descriptor might occur in both 16- and 32-byte formats.

2.1.4 Receive Init Flows

The receive init flow is described in Section 6.1.2.
2.1.5 Packet Receive Flow

2.1.5.1 Receive Descriptors Preparation and Tail Bump

During normal operation, the AVF driver accesses hardware directly using the following flow:

- Prepare receive descriptors by clearing the DD bit and setting the buffer pointer(s). Start at the descriptor indicated by the TAIL pointer in the relevant QRX_TAIL register (Section 7.2.4.2).
- Software should never set the TAIL to a value above the descriptors owned by hardware minus 1. The descriptors considered as owned by hardware are those ones already indicated to hardware but not yet reported as completed.
- Bump the TAIL to the last prepared descriptor plus one.

2.1.5.2 Descriptor Write Back

Hardware reports a completion of receive packet in host memory by status indication in the receive descriptor(s) of the packet (descriptor write back). Hardware writes back completed descriptor status in one of the following cases:

- Entire lines of descriptors (4 x 32-byte descriptors or 8 x 16-byte descriptors) are completed.
- In systems that supports a cache based queue context, all completed descriptors of a queue evicted from the internal cache
- Upon assertion of the interrupt associated with the queue.
- If the queue is configured for No Expire then every completed descriptor is written back immediately.

**Note:** If the number of free descriptors available to hardware is lower than a threshold set by the PF driver, then an immediate interrupt is triggered.

In some systems, while in polling mode, the write backs might not fit into any of the previously mentioned categories and the AVF driver might detect that there are a few descriptor write backs (less than a cache line) pending for longer than expected. As a result, the AVF driver triggers a software interrupt to force a write back.

Most applications use interrupts to invoke the AVF driver. Before initiating the interrupt, hardware posts all completed descriptors of the queue that might be kept in the device caches. Following an interrupt assertion, the device masks any further interrupts preventing interrupt nesting. When the interrupts are re-enabled (by software), additional interrupts that trigger additional write-back of completed descriptors can be initiated.

In some applications, the AVF driver works in polling mode (with no interrupts). Configuring this option is done by asking for the VIRTCHNL_VF_OFFLOAD_RX_POLLING AVF capability.
2.1.6 Basic Receive Offloads

2.1.6.1 Strip Ethernet CRC Bytes

The AVF driver checks the integrity of the Ethernet CRC and possibly strips it from packets that are posted to LAN queues. This capability is exposed in the capability exchange as VIRTCHNL_VF_OFFLOAD_L2.

2.1.6.2 VLAN Extraction

Before a packet is stored in host memory, the VLAN tag might be stripped and optionally stored in the receive descriptor. The action done is defined by the PF. This capability is exposed in the capability exchange as VIRTCHNL_VF_OFFLOAD_VLAN.

2.1.6.3 Receive L3 and L4 Integrity Check Offload

The AVF driver compliant hardware offloads the following L3 and L4 integrity checks: IPv4 header(s) checksum, UDP checksum, and SCTP CRC integrity. Hardware identifies the packet type and then checks the matched integrity scheme. The identified packet type is reported in the PTYPE field in the receive descriptor. Processing indication of the L3 and L4 headers is reported on the L3L4P flag in the receive descriptor. Potential IPv4 checksum error, L4 integrity error and outer IPv4/UDP checksum error are reported by the IPE, L4E and the EIPE error flags in the legacy receive descriptor respectively. In the advanced receive descriptor it is reported in the flexible error flags.

Some rules for integrity check offload are listed in the text that follows. If the following rules are not met, integrity offload is not provided and the L3L4P is not set.

- IPv4 header is assumed to be at least 20 bytes long (the length of the basic header).
- IPv4 headers might have any IP option headers that fit within the maximum header size (60 bytes).
- IPv6 support: The pseudo header for the L4 checksum takes into account the addresses in the IPv6 header ignoring the optional extension headers. Packets with Routing Header type 2 and Destination Options Header with Home Address option contain an alternative IP address in the extension header. Therefore, checksum calculation for such packets most probably results in erroneous value. The AVF driver indicates the existence of a Destination Options Header or a Routing Header in the IPV6EXADD bit of the RX descriptor. Software can then do one of the following:
  - Ignore the checksum done by the device.
  - Parse the extension header and identifying if it contains an IP address. Then ignore the checksum done by the device only in this case.
- Fragmented packets — the AVF driver parses fragmented receive packets up to including the IP header (for IPv4) or up to including the fragmentation extension header (for IPv6):
  - L4 checksum offload is not supported for IPv6 fragmented packets and the L3L4P flag in the receive descriptor is not set.
  - Fragmented IPv4 packet is offloaded up to including the IP header.
- TCP header is assumed to be at least 20 bytes long (the length of the basic header).
- The TCP header might have any option headers that fit within the maximum header size (60 bytes).
VM-to-VM loopback traffic is processed by the hardware for L3/L4 integrity check as any other packet received from the network.

Table 2-5 lists all supported packet formats and the processed integrity. The table uses the following notations:

- **IP** is a generic term for IPv4 header or IPv6 header. The IPv4 header can have IP option headers and the IPv6 header can have IPv6 extension headers.
- **L4** is a generic term for UDP, TCP or SCTP headers.
- **IP checksum** is meaningful only for IPv4.
-Checksum is a generic term for UDP and TCP checksum as well as SCTP CRC integrity.
- Zero UDP checksum: Zero UDP checksum for IPv4 packet is treated as no checksum and is reported by the hardware as no error and done. Zero UDP checksum for IPv6 packet is illegal and is reported by the hardware as L4 checksum error.

### Table 2-5. Integrity Offload Check for Receive Packet Types

<table>
<thead>
<tr>
<th>Packet Type</th>
<th>Supported Integrity Offload</th>
<th>Reported L3L4P</th>
</tr>
</thead>
<tbody>
<tr>
<td>IP -&gt; [data / Unknown / fragmented]</td>
<td>IP checksum offload</td>
<td>1 (for IPv4/0 (for IPv6)</td>
</tr>
<tr>
<td>IP -&gt; L4</td>
<td>IP and L4 checksum offload</td>
<td>1</td>
</tr>
<tr>
<td>IP -&gt; IP -&gt; [data / Unknown / fragmented]</td>
<td>2 x IP checksum offload</td>
<td>1 if at least one of the IP headers is IPv4</td>
</tr>
<tr>
<td>IP -&gt; IP -&gt; L4</td>
<td>IP and L4 checksum offload</td>
<td>1</td>
</tr>
<tr>
<td>IP -&gt; [tunnel header] -&gt; IP -&gt; data / Unknown / fragmented</td>
<td>Only IP checksum offload</td>
<td>1 if at least one of the IP headers is IPv4</td>
</tr>
<tr>
<td>IP -&gt; [tunnel header] -&gt; IP -&gt; L4</td>
<td>1. IP and L4 checksum offload(^1)</td>
<td>1</td>
</tr>
<tr>
<td>IP -&gt; [tunnel header] -&gt; data and IP -&gt; [tunnel header] -&gt; MAC -&gt; data</td>
<td>IP checksum offload</td>
<td>1 (for IPv4/0 (for IPv6)</td>
</tr>
<tr>
<td>IP -&gt; [tunnel header] -&gt; MAC -&gt; IP -&gt; data</td>
<td>IP checksum (relevant only for IPv4)</td>
<td>1 if at least one of the IP headers is IPv4</td>
</tr>
<tr>
<td>IP -&gt; [tunnel header] -&gt; MAC -&gt; IP -&gt; L4</td>
<td>IP and L4 checksum offload(^1)</td>
<td>1</td>
</tr>
</tbody>
</table>

1. The L4 checksum offload relates to the inner header:
   - For UDP or TCP protocols, the hardware calculates the expected checksum including the pseudo IP header.
   - For SCTP protocol, the hardware calculates the expected SCTP CRC.

2. Tunneling headers can be one of the following: GRE, Teredo, VXLAN UDP header.

### 2.1.6.4 RSS Support

The AVF driver supports by default an RSS table of 64 entries pointing to 4 queues. This capability is exposed in the capability exchange as VIRTCHNL_VF_OFFLOAD_RSS_PF.

The configurations of the table and the key are done through the PF mailbox using the VIRTCHNL_OP_CONFIG_RSS_KEY and VIRTCHNL_OP_CONFIG_RSS_LUT respectively.

The RSS hash value of the receive packet is exposed in the receive descriptor write back in the Filter Status field as described in Section 2.1.2.2.
2.2 Transmit Queues

2.2.1 Transmit Queue Ring

Software prepares structures for transmission in system memory indicated to hardware by a list of consecutive descriptors. These descriptors are organized in a contiguous memory handled as a cyclic queue which is also called a Transmit Descriptor Ring (TDR). Descriptors are initialized by software, and posted to hardware for processing via a write to a doorbell register. The AVF driver supports up to four transmit queues allocated to the VFs.

Transmit queue state and behavior is initialized by PF software, which programs a set of parameters collectively called the queue context. The main parameters are the queue pointers shown in Figure 2-3. The software interface to the queue for initialization, normal operation, and queue disable is described in Section 2.2.3.

When software posts a packet for transmission it can add some specific rules and commands per the transmitted packet. This is done by adding extra descriptors on top of the Data descriptors which point to the transmitted packet. The following sections describes the various descriptor types.

Transmit packets are stored in single or multiple non-contiguous buffers in host memory. The location of these buffers is provided by software to hardware for transmission using descriptors (16-byte structures described in Section 2.1.2.2). These descriptors include pointer and length pairs to the data buffers as well as control fields for the transmit data processing. In some cases additional control parameters that cannot fit within the data descriptors are needed to process the packet(s). In this case, an additional context descriptor (16-byte structures described in Section 2.2.2.3) is posted by software to hardware prior to posting the data descriptors. Figure 2-4 shows an example of a transmit packet in host memory composed of 2 buffers (header buffer and payload buffer), indicated by 2 matched data descriptors and an optional context descriptor.

A few rules related to the transmit packet in host memory are:

- The total size of a single packet in host memory must be at least 17 bytes and up to the Max Frame Size of the port as configured by the PF.
— Packets outside this range are considered malicious. The respective queue is stopped and an interrupt is issued to the PF.
— This rule applies for single packet send as well as any packet within a transmit segmentation (TSO).

- A single transmit packet may span up to 8 buffers (up to 8 data descriptors per packet including both the header and payload buffers).
  - When a packet span on multiple buffers, all the descriptor of that packet must be filled similarly.
- The total number of data descriptors for the whole TSO (explained later on in this chapter) is considered unlimited (Limited only by TX queue length) as long as each segment within the TSO obeys the previous rule (up to 8 data descriptors per segment for both the TSO header and the segment payload buffers).
- If a packet or TSO spans on multiple transmit data descriptors, the fields in all the data descriptors must be valid.
- The TSO message header should not span on more than three buffers (Max 3 Descriptors).

**Figure 2-4. Transmit Packet in System Memory (Example Using 2 Buffers)**

### 2.2.2 Transmit Queue Descriptor

#### 2.2.2.1 General Descriptors

<table>
<thead>
<tr>
<th>Type</th>
<th>DTYP value</th>
<th>Description</th>
<th>Reference</th>
</tr>
</thead>
<tbody>
<tr>
<td>Transmit Data Descriptor</td>
<td>0x0</td>
<td>Regular data descriptor used to send LAN packets.</td>
<td>Section</td>
</tr>
</tbody>
</table>

**Note:** For all descriptors: fields indicated as RSV (reserved) should be set to zero by software at programming time.
2.2.2.2 Transmit Data Descriptor

Descrptor Type - DTYP (Quad Word 1, bits 0:3)
0x0 stands for a Transmit Data Descriptor

Command Field - CMD (Quad Word 1, bits 4:15) as detailed in the following table.

<table>
<thead>
<tr>
<th>Bits</th>
<th>Name</th>
<th>Functionality</th>
</tr>
</thead>
<tbody>
<tr>
<td>0</td>
<td>EOP</td>
<td>End Of Packet. The EOP flag is set in the last descriptor of a packet or TSO.</td>
</tr>
<tr>
<td>1</td>
<td>RS</td>
<td>Report Status. When set, the hardware reports the DMA completion of the transmit descriptor and its data buffer. When it is reported by descriptor Write Back, the DTYP field is set to 0xF and the RS flag is set. The RS flag can be set only on a last Transmit Data Descriptor of a packet or last Transmit Data Descriptor of a TSO.</td>
</tr>
<tr>
<td>2</td>
<td>RSV</td>
<td>Reserved, must be set to 1b.</td>
</tr>
<tr>
<td>3</td>
<td>IL2TAG1</td>
<td>Insert a VLAN tag from the L2TAG1 field in this descriptor. The capability to add a tag is exposed through the VIRTCHNL_VF_OFFLOAD_VLAN capability.</td>
</tr>
<tr>
<td>4</td>
<td>DUMMY</td>
<td>When the Dummy flag is set, the packet is not transmitted (internal and external). Note that when using the Dummy option, the packet does not have to have a correct checksum. Software should set all the fields in the data descriptor and context descriptors describing the packet structure as it does for nominal packets.</td>
</tr>
</tbody>
</table>
| 5:6  | IIPT      | The IP header type and its offload.  
00b = Non-IP packet or packet type is not defined by software.  
01b = IPv6 packet.  
10b = IPv4 packet with no IP checksum offload.  
11b = IPv4 packet with IP checksum offload.  
For an IPv4 TSO message, this field must be set to 11b. |
<table>
<thead>
<tr>
<th>Bits</th>
<th>Name</th>
<th>Functionality</th>
</tr>
</thead>
<tbody>
<tr>
<td>7</td>
<td>Reserved</td>
<td>Reserved</td>
</tr>
</tbody>
</table>
| 8:9  | L4T   | L4T is the L4 packet type:  
  00b = Unknown / fragmented packet.  
  01b = TCP.  
  10b = SCTP.  
  11b = UDP.  
When the L4T is set to other values than 00b, the L4LEN must be defined as well. When set to UDP or TCP, the hardware inserts the L4 checksum and when set to SCTP the hardware inserts the L4 CRC.  
Requesting SCTP CRC / TCP or UDP offload for a packet which was padded by software results in wrong SCTP CRC.  
EOFT is the EOF Tag to be used:  
  00b = EOFn.  
  01b = EOFt.  
  10b = EOFni.  
  11b = EOFa.  
| 10:11| RSV   | Reserved |
Header Offset Parameters - OFFSET (Quad Word 1, bits 16:33)

<table>
<thead>
<tr>
<th>Bits</th>
<th>Name</th>
<th>Functionality</th>
</tr>
</thead>
<tbody>
<tr>
<td>0:6</td>
<td>MACLEN</td>
<td>MAC Header Length defined in Words. MACLEN defines the L2 header length up to including the Ethertype. If L2 tag(s) are provided in the data buffers, they are included in MACLEN.</td>
</tr>
<tr>
<td>7:13</td>
<td>IPLEN / FCoELLEN</td>
<td>IP header length (including IP optional/extended headers) in the Tx buffer defined in Dwords</td>
</tr>
<tr>
<td>14:17</td>
<td>L4LEN / FCLEN</td>
<td>L4LEN is the L4 header length in the Tx buffer defined in Dwords. L4LEN should obey the following rules: When the L4T field is set to 00b, L4LEN must be set to zero. Otherwise, it should be set to 8 / 12 for UDP / SCTP respectively and should be equal or larger than 20 for TCP.</td>
</tr>
</tbody>
</table>

L2 Tag 1 - L2TAG1 (Quad Word 1, 48:63)
A 16-bit VLAN Tag to be inserted into the packet if the IL2TAG1 flag is set. If IL2TAG1 is cleared, L2TAG1 should be set by software to zero. Valid only if VIRTCHNL_VF_OFFLOAD_VLAN capability is exposed.

Transmit Buffer Description - BUFF (Quad Word 0, bits 0:63; Quad Word 1, bits 34:47)

Table 2-7. Transmit Buffer

<table>
<thead>
<tr>
<th>Bits</th>
<th>Name</th>
<th>Functionality</th>
</tr>
</thead>
<tbody>
<tr>
<td>34:47</td>
<td>BSIZE</td>
<td>Buffer size in byte units from 1 byte up to 16KB minus 1</td>
</tr>
<tr>
<td>0:6</td>
<td>BADDR</td>
<td>Buffer address in byte granularity</td>
</tr>
</tbody>
</table>

2.2.2.2.1 Transmit Descriptors Write Back Format

Descriptor Type - DTYP (Quad Word 1, bits 0:3)
Hardware indicates a completed descriptor by setting the DTYP field to a value of 0xF.

Hardware reports this status in the following two cases:
- For descriptors with the RS bit set (Report Status).
- For the last descriptor of a command that was executed before an interrupt of the queue is initiated.

Completion Flags RS (Quad Word 1, bit 5)
• RS bit is set if it was active by software.

### 2.2.2.3 LAN Transmit Context Descriptors

A context descriptor might contain some additional setting options for a single packet or TSO defined by the Data descriptor(s) that follows. Following the transmission of the packet or TSO, the context provided by this descriptor is expired.

<table>
<thead>
<tr>
<th>Quad Word</th>
<th>6</th>
<th>4</th>
<th>4</th>
<th>3</th>
<th>3</th>
<th>2</th>
<th>2</th>
</tr>
</thead>
<tbody>
<tr>
<td>3</td>
<td>8</td>
<td>7</td>
<td>2</td>
<td>1</td>
<td>4</td>
<td>3</td>
<td>0</td>
</tr>
</tbody>
</table>

0 rsv L2TAG2 (STag / VEXT) rsv Tunneling Parameters

<table>
<thead>
<tr>
<th>1</th>
<th>MSS / TARGET_VSI</th>
<th>rsv</th>
<th>TSO Total Length</th>
<th>rsv</th>
<th>rsv</th>
<th>CMD</th>
<th>DTYP</th>
</tr>
</thead>
<tbody>
<tr>
<td>6</td>
<td>54</td>
<td>44</td>
<td>32</td>
<td>11</td>
<td>11</td>
<td></td>
<td></td>
</tr>
<tr>
<td>3</td>
<td>09</td>
<td>87</td>
<td>09</td>
<td>87</td>
<td>10</td>
<td>43</td>
<td>0</td>
</tr>
</tbody>
</table>

**Descriptor Type - DTYP (Quad Word 1, bits 0:3)**

0x1 stands for a LAN Context Descriptor.

**Command Field - CMD (Quad Word 1, bits 4:10)**

<table>
<thead>
<tr>
<th>Bits</th>
<th>Name</th>
<th>Functionality</th>
</tr>
</thead>
<tbody>
<tr>
<td>0</td>
<td>TSO</td>
<td>TSO is activated when the TSO flag is set.</td>
</tr>
<tr>
<td>6:1</td>
<td>RSV</td>
<td>Reserved</td>
</tr>
</tbody>
</table>

**Segmentation Parameters / Switching Parameter (Quad Word 1, bits 30:47; bits 50:63)**

<table>
<thead>
<tr>
<th>Bits</th>
<th>Name</th>
<th>Functionality</th>
</tr>
</thead>
<tbody>
<tr>
<td>30:47</td>
<td>TLEN</td>
<td>For a TSO message: TSO Total Length. This field defines the L4 payload bytes that should be segmented. Note that the sum of all transmit buffer sizes of the TSO should match exactly the TLEN plus the TSO header size in host memory. If the TSO flag is cleared, the TLEN should be set by software to zero. If the TSO flag is set, the TLEN must be set by software to a larger value than zero.</td>
</tr>
<tr>
<td>50:63</td>
<td>MSS</td>
<td>When the TSO flag is set, the MSS field defines the Maximum Segment Size of the packet’s payload in the TSO (excluding the L2, L3 and L4 headers). The MSS should not be set to a lower value than 88. Should be set to zero, otherwise.</td>
</tr>
</tbody>
</table>

**RSV** Reserved bits that must be set to zero.
2.2.3 Transmit init Flows

The transmit init flow is described in Section 6.1.2.

2.2.4 Packet Transmission Flow

During normal operation, the AVF driver accesses the hardware directly. To transmit a packet, software prepares transmit descriptors starting at the descriptor indicated by the TQTAIL pointer in the relevant QTX_TAIL register. The Descriptors point to the Transmitted packet. After the Descriptors are ready in the TX queue, software notifies the hardware. This notification is called a Doorbell.

The following flow is used to send packets and to report back completion of the transmission:

- The AVF driver updates queue tail (TQTAIL) using the QTX_TAIL registers (Section 7.2.4.1).
- The AVF driver should update TQTAIL at packets boundaries. For TSO, it is the whole TSO; for a single packet, it is the whole packet. Updating TQTAIL to point into the middle of a multi-descriptor operation may trigger a malicious driver detection event and halt the queue.
- Software should never set the TQTAIL to a value above the descriptors owned by the hardware minus 1. Descriptors considered as owned by hardware are those already indicated to the hardware but are not yet reported as completed. Overrunning the queue triggers a Malicious Driver Detection (MDD) event.
- Hardware reports completed descriptors only for descriptors with the RS or RE (or both) bit set in the CMD field in the descriptor. As part of the ITR expire flow (described in Section 3.3.1), hardware writes back the latest processed descriptor, even if it is not marked with RS or RE bits.

2.2.5 Stateless Transmit Offloads

2.2.5.1 L2 Offloads

Hardware calculates and inserts the Ethernet CRC for all packets transmitted to the network. For small packets, padding is added before the CRC up to 60 bytes. This capability is exposed in the capability exchange as VIRTCHNL_VF_OFFLOAD_L2.

2.2.5.2 VLAN Insertion

A VLAN tag can be inserted to the packets in two ways:

1. As part of the packet buffer.
2. As part of the transmit descriptor in the L2TAG1 field if the IL2TAG1 field is set.

This capability is exposed in the capability exchange as VIRTCHNL_VF_OFFLOAD_VLAN.

If a packet is sent with a VLAN tag, either embedded in packet or via the descriptor, with a VLAN ID not equal zero, from a VF not allowed to add a tag, it will be dropped.
2.2.5.3 Transmit L3 and L4 Integrity Offload

The AVF driver can offload the following L3 and L4 integrity checks: IPv4 header(s) checksum and SCTP CRC integrity. Tunneled UDP headers and GRE header are not offloaded, and the AVF driver leaves their checksum field as is. In order to request L3 and L4 Integrity Offloads, software should define the packet format and the required offload in the transmit descriptors as shown/listed in Figure 2-1, Figure 2-5 and Table 2-9.

Some rules for integrity offload are:

- Offloads for headers to an IPv6 header with Fragment extension header or fragmented IPv4 packets do not make sense. Note that this rule is not enforced by the hardware.
- IPv6 support — The pseudo header for the L4 checksum takes into account the addresses in the IPv6 header ignoring the optional extension headers. Packets with Routing Header type 2 and Destination Options Header with Home Address option contain an alternative IP address in the extension header. Therefore the operating system should not request checksum nor segmentation offload for packets with routing extension header type 2.
- IP Header Length Requirements (IPLEN):
  - IPLEN defines the IP header length in Dword units and the IIPT defines the IP header type.
  - The Length field in the IP header is prepared by the software in the packet buffers. This length field includes the payload of the IP header.
  - For IPv4 it should be at least 20 bytes (basic header size), and not more than 60 bytes.
  - For IPv6 it should be at least 40 bytes (basic header size), and up to the maximum size enabled by the parsing fields for basic IPv6 header and its extension headers.
- L4 Header Length Requirements (L4LEN):
  - For TCP, it should be at least 20 bytes (basic header size), and not more than 60 bytes.
  - For SCTP, it should be set to 12 (SCTP common header size).
  - For UDP, it should be set to 8 (UDP header size).

Table 2-9 lists all supported packet formats and the processed integrity. Table 2-9 uses the following notations:

- IP is a generic term for IPv4 header or IPv6 header. The IPv4 header can have IP option headers and the IPv6 header can have IPv6 extension headers.
- L4 is a generic term for UDP, TCP or SCTP headers.
- IP checksum is meaningful only for IPv4.
- Checksum is a generic term for UDP and TCP checksum as well as SCTP CRC integrity.

Offload Details:

- IPv4 checksum calculation
  - Software should set the IPv4 checksum to zero
  - Hardware calculates the IPv4 header checksum starting at the beginning of the IPv4 header up to the end of the header
- UDP and TCP checksum calculation
  - Software provides the pseudo IP header checksum in the L4 header.
  - Hardware calculates the L4 checksum starting at the beginning of the L4 offset up to the end of the packet which includes the pseudo header provided by software.
- See Table 2-8 for details of the fields that the software device driver should fill when sending a packet.
- SCTP CRC calculation
— Software should set the CRC in the header to zero.
— Hardware calculates the CRC according to SCTP standard starting at the beginning of the SCTP header up to the end of the packet.

### Table 2-8  Pseudo Header Pre-loaded Values

<table>
<thead>
<tr>
<th>Field</th>
<th>Single Send packet (No TSO)</th>
<th>Transmit Segmentation offload (TSO)</th>
</tr>
</thead>
<tbody>
<tr>
<td>Single IP Length</td>
<td><strong>IPv4</strong>: IP header + payload size. <strong>IPv6</strong>: payload size only, including header extensions. Should match the data size stored in host memory (hardware modifies it upon offloads).</td>
<td>Don’t care (calculated by hardware).</td>
</tr>
<tr>
<td>Single L4 (UDP/TCP) Length</td>
<td>Header size + payload size</td>
<td>Don’t care (calculated by hardware).</td>
</tr>
<tr>
<td>Single L4 CS Field</td>
<td><strong>IPv4</strong>: IP header pseudo checksum, calculated on IP header fields: <strong>IPv4</strong>: Source addr + destination addr + protocol + L4 length. <strong>IPv6</strong>: Source addr + destination addr + NextHeader + L4 length. Protocol or NextHeader values are: 0x11 for UDP and 0x6 for TCP. Note: L4 Length is the payload that follows the IP header. It includes the size of L4 header and data.</td>
<td>IP header pseudo checksum, calculated on IP header fields. Not including L4 length: <strong>IPv4</strong>: Source addr + destination addr + protocol. <strong>IPv6</strong>: Source addr + destination addr + NextHeader. Protocol or NextHeader values are: 0x11 for UDP and 0x6 for TCP.</td>
</tr>
</tbody>
</table>

---

### Table 2-9. Transmit Integrity Offload for Packet Types

<table>
<thead>
<tr>
<th>Packet Type</th>
<th>Parsing Hints and Offload Enablement in the Transmit Descriptors (1) (2)</th>
<th>Supported Transmit Checksum Offload</th>
</tr>
</thead>
<tbody>
<tr>
<td>Fragmented IPv4 or IPv4 -&gt; Unknown</td>
<td>IIPt = 10b or 11b. L4T = 01b (unknown).</td>
<td>IPv4 checksum if IIPt = 11b.</td>
</tr>
<tr>
<td>Fragmented IPv6 or IPv6 -&gt; Unknown</td>
<td>IIPt = 01b. L4T = 00b (unknown).</td>
<td>None.</td>
</tr>
<tr>
<td>IP -&gt; L4</td>
<td>IIPt = 10b or 11b for IPv4. IIPt = 01b for IPv6. Iplen = the length of the IP header (including IP optional or extension headers). L4T = 11b, 01b, 10b (UDP, TCP, SCTP). L4LEN = L4 header length.</td>
<td>IPv4 checksum if IIPt = 11b: L4 checksum if L4LEN is meaningful. For example, L4T &lt;&gt; 0.</td>
</tr>
</tbody>
</table>
2.2.5.4 Transmit Segmentation Offload (TSO or LSO)

Transmit Segmentation Offload (TSO), also known as Large Send offload (LSO), enables the TCP/IP stack to pass a ULP\(^1\) datagram larger than the Maximum Transmit Unit Size (MTU) to the network device. The AVF driver divides the large ULP datagram to multiple segments according to the MTU size as shown in Figure 2-6. The size of the ULP datagram supported for TSO can be as small as a single byte (transmitted on a single segment) and up to 256 KB \((2^{18})\) supporting TSO and giant TSO.

![Figure 2-6. TSO Functionality (Example)](image)

2.2.5.4.1 Frame Formats and Assumptions

The following packet formats are supported for TSO:

**Note:** For all the following formats, IP is IPv4 or IPv6 with/without option/extension headers. L4 is TCP.

- IP -> L4
- IP -> IP -> L4

SNAP packet formats are not supported for TSO.

The following assumptions apply to the TCP segmentation implementation in the AVF driver:

- TSO is activated by setting the TSO flag in the transmit context descriptor. On top of it, software should follow the data and context descriptor settings for integrity offload as listed in Table 2-9.
- The TSO header (L2, L3 and L4) should be provided by a maximum three descriptors, while still allowed to mix header and data in the last header buffer. The maximum size of the TSO header is 512 bytes.
- The maximum size of a single TSO can be as large as 256 KB minus 1 (defined by the TLEN field in the transmit context descriptor).
- The RS bit in the data descriptor can be set only on the last data descriptor of the TSO (on which the EOP bit is set).

---

1. ULP = Upper Layer Protocol
• It is assumed that software initializes the pseudo header checksum excluding the TCP length (as opposed to single send on which the pseudo header checksum includes the TCP length).
• An MSS segment should not span more than 8 buffers.

2.2.5.4.2 Transmit Segmentation Flow

The TSO flow includes the following:

• The protocol stack receives from an application a ULP datagram to be transmitted.
• The protocol stack calculates the number of packets required to be transmitted based on the MSS.
• The stack interfaces with the device driver and passes the block down with the appropriate header information: Ethernet, IP header(s), and the L4 header.
• The stack interfaces with the device driver and commands the driver to send the entire datagram. The device driver sets up the interface to the hardware (via descriptors) for the segmentation.
• Hardware fetches the segmentation parameters as well as the data and header buffers description by the transmit context and data descriptors.
• Hardware fetches the header and data buffers and then transmits them by segments according to the TSO parameters.
• Dynamic fields set by the software:
  — For IPv4 the IP header checksum should be set to zero.
  — The Total Length field in the IP header(s) should be set to zero.
  — The IP ID of the first segment to be transmitted.
  — The pseudo header checksum of the TCP header should be calculated and placed as part of the packet data in the TCP or UDP checksum offset.
  — Initial value of the TCP flags.
• Dynamic fields in the IPv4 header(s) that are modified by hardware:
  — The **Total Length** field should reflect the IP payload size plus the IP header length. The L4 payload size is MSS for all packets but the last one which contains the rest of the data. So for the inner IP header it is the L4 Payload + L4LEN + IPLLEN.
  — The **Identification** field in the IP header is taken from the TSO header in the first segment and then it is increased by one for each transmitted segment.
  — The **Identification** field (in the external IP header) is taken from the TSO header in the first segment and it is increased by one for each transmitted segment.
  — The header checksum is calculated after the other parameters in the IP header are updated.

• Dynamic fields in the IPv6 header(s) that are modified by hardware:
  — The payload length should reflect the payload size. It is the MSS for all packets but the last one which contains the rest of the data. The payload length should reflect the IP payload size. So for the IP header it is the L4 payload + L4LEN + IP extensions. The IP extensions length equals to IPLLEN minus 40.

• Dynamic fields in the TCP header that are modified by hardware:
  — The sequence number in the TCP header is taken from the TSO header in the first segment. It is then incremented by MSS for each transmitted segment.
  — The TCP flags are taken from the TSO header. If the TSO is composed of a single segment, then it is processed the same as the last segment of a multiple segment TSO.
  — The TCP checksum is calculated starting by the initial value (of the pseudo header). The checksum includes the updated TCP header, TCP payload and the calculated TCP length (equals to the payload size plus the TCP header size).

### 2.2.5.4.3 Segmentation Indication to Hardware

Software indicates a TCP segmentation by a transmit context descriptor just before the data descriptor with the following parameters:

• TSO flag is set, indicating a TSO is requested.
• MSS should be set to the required size of the L4 payload on each segment (MTU minus the size of the headers).
  — MSS smaller than 88 bytes or larger than allowed, are considered malicious. The respective queue is stopped and an interrupt might be issued to the PF.
• TLEN is the total ULP datagram length.
• Other parameters in the data descriptor(s) and the context descriptor are defined the same as a single send.

The data descriptors indicate the TSO header as well as the ULP datagram while following the Frame Formats and Assumptions described in Section 2.2.5.4.1.
NOTE: This page has been intentionally left blank.
# 3.0 Interrupts

## 3.1 MSI-X Vectors

MSI-X enables multiple interrupts for the VFs. MSI-X is exposed in the MSI-X capability structure in the PCI configuration space of all VFs. The number of supported MSI-X vectors is defined by the table size parameters in the MSI-X capability structure in the PCI configuration space of the VFs. The table size parameters are loaded for each VF following FLR.

### 3.1.1 Interrupt Enable Procedure

MSI-X is enabled by the **MSI-X Enable** flag in the MSI-X Capability structure in the PCI config space per VF and further enablement by the **Mask** bit per MSI-X vector in the MSI-X Table Structure.

- Interrupt enablement by the AVF driver is via the INTENA flag in the VFINT_DYN_CTL0 and VFINT_DYN_CTLN registers.
  - The software driver sets the INTENA flag and clears WB_ON_ITR to enable the relevant interrupt signal. Upon interrupt assertion, the INTENA flag.
- Interrupt enablement per cause (Section 3.2) is done by the PF and is beyond the scope of this document.
- Interrupt moderation
  - Interrupt Throttling (ITR) is described in Section 3.3.1.

### 3.1.2 Pending Bit Array (PBA)

A bit in the PBA is set to one when an interrupt is triggered internally and cleared when the MSI-X vector is sent on the PCIe bus.
3.1.3 Interrupt Sequence

This section describes the interrupt sequence of events starting by an internal event that triggers an interrupt until it is sent to the PCIe bus and the expected software response.

1. Any of the interrupt causes has an event that sets an internal INTEVENT flag for the matched interrupt signal.
2. If the interrupt is enabled by INTENA and also enabled by the interrupt moderation policy, hardware executes the following steps in the following order:
   a. Scan all queues associated with this interrupt by a linked list explained in Section 3.3. Write back the status of all completed descriptors that were not reported so far and clear the internal EVENT flags of these queues.
   b. Set the matched bit in the pending interrupt block array (PBA).
   c. INTEVENT and INTENA are auto-cleared.
3. If the interrupt is enabled by the operating system (by PCIe setting), the interrupt message is sent to the PCIe.
   — The interrupt indication in the PBA is auto-cleared.
4. During the interrupt handler, software processes each individual interrupt cause. Specific to interrupt zero of the function the other causes interrupt the software can optionally read the ICR0 register identifying the interrupt causes to be processed. Reading the ICR0 register clears; it making it ready to reflect the events of the next interrupt.
5. At the end of the interrupt handler, software re-enables the interrupts by setting INTENA.
   — On the same register, software sets also the CLEARPBA flag that clears the matched bit in the PBA.
   — On the same register, software can update one of three ITRs of this interrupt by setting the ITR_INDEX and INTERVAL fields. Setting ITR_INDEX to 11b does not impact the ITRs. ITR is described in Section 3.3.1.

3.1.3.1 MSI-X Interrupts While Interrupts are Disabled by the Operating System

1. Refer to steps 1 and 2 described in the previous section.
2. The operating system polls the PBA and schedules the interrupt handler.
3. Refer to steps 4 and 5 described in the previous section.

3.2 Interrupt Causes

This section lists all interrupts causes (sources). The VF is required to request its cause mapping programming from the PF by Admin command using the VIRTCHNL_OP_CONFIG_IRQ_MAP opcode or any other sideband channel that is out of scope of this document.
3.2.1 LAN Transmit Queues

Each transmit queue is a potential interrupt cause. A status reporting of a completed descriptor with the \textit{EOP} bit set is considered as a transmit event that can trigger an interrupt (if the interrupt is enabled). LAN transmit queue ‘n’ can be enabled for interrupts by the PF. The queues are mapped to any interrupt vector within the function space and mapped to any of it’s ITRs (or immediate interrupt). See Section 3.3.1 for more detail.

3.2.2 LAN Receive Queues

Each receive queue is a potential interrupt cause. A DMA completion of a descriptor with an \textit{EOP} flag and its buffer is considered as a receive event that triggers an interrupt (if the interrupt is enabled). Similar to the LAN transmit queues, the LAN receive queues are mapped to any ITR of any interrupt vector.

3.2.3 Admin Queues

The AVF driver supports VF Mailbox queues. A completion of an Admin command on the transmit queue or posting a structure on the receive queue is considered an event for the queue pair that might trigger an interrupt (depending on if it was configured to do so in the relevant descriptor). Mailbox queues are described in Section 4.0.

3.2.4 Other Interrupt Causes

The AVF driver supports asynchronous events that can generate interrupts for the VFs. The other interrupt events supported by the VFs are indicated in the VFINT_ICR0 register and enabled by the VFINT_ICR0_ENA register (per VF) as listed in Table 3-1.

The other interrupt cause is mapped to MSI-X vector zero of the function. It is mapped to any of its ITRs (or immediate interrupt) as programmed by the \textit{OTHER_ITR_INDEX} field in the VFINT_STAT_CTL0 register for the VF. See Section 3.3.1 for more ITR detail.

During normal operation it is expected that VFINT_ICR0 is used only as a read/clear register by software. Setting the flags in the VFINT_ICR0 register (other than the queue flags and the SWINT flag), emulates an interrupt event of the specific cause (if enabled by the VFINT_ICR0_ENA register).

\begin{table}[h]
\centering
\begin{tabular}{|l|p{10cm}|}
\hline
\textbf{PF Other Cause} & \textbf{Description} \\
\hline
ADMINQ & Send / receive admin queues interrupt. \\
SWINT & Software interrupt (detailed in Section 3.2.5). \\
\hline
\end{tabular}
\end{table}

Table 3-1. Other Interrupt Causes of the VFs
### 3.2.5 Software Initiated Interrupt

In some cases, software might not be able to process all events in a single interrupt handler. In such cases, software might schedule another interrupt to complete processing all interrupt events. Software can trigger an interrupt on any vector and any of its ITRs or NoITR. The software interrupt is mapped to one of three ITRs or immediate interrupt by the `SW_ITR_INDEX` field in the `VFINT_DYN_CTLx` registers (‘x’ stands for ‘0’ or ‘N’). When programming the `SW_ITR_INDEX` parameter, the `SW_ITR_INDEX_ENA` flag in this register should be set as well.

Software initiates the interrupt by setting the `SWINT_TRIG` flag in the `VFINT_DYN_CTLx` registers.

Software has the option of setting the `SWINT_TRIG` flag in the `VFINT_DYN_CTLx` registers with or without setting `INTENA` by using the `INTENA_MSK` flag in the same register. Setting or clearing `INTENA`, not as part of an interrupt handling routine, might lead to race conditions and therefore it is expected that software never clears `INTENA` and clearing of `INTENA` always be done by hardware. Also, it is expected that software sets `SWINT_TRIG` together with `INTENA` only as part of the interrupt handling routine. For example, at the end of handling an interrupt.

### 3.3 Interrupt Moderation and Link List

#### 3.3.1 Interrupt Throttling (ITR)

Interrupt Throttling (ITR) is a mechanism that guarantees a minimum gap between two consecutive interrupts (other than possible jitter caused by handling the interrupts). If an event associated with this ITR happens before the ITR expires, the interrupt assertion is delayed until the ITR expires. If the ITR expires before any event associated with this interrupt, the interrupt logic is armed and the interrupt can be asserted the moment the event happens. The ITR intervals per vector are programmed by the `VFINT_ITRx` registers.

The interrupt causes are mapped to one of the ITRs by the PF. The ITR intervals can be programmed directly to the `VFINT_ITRx` registers or via the `VFINT_DYN_CTLx` registers. When any ITR interval of an interrupt with pending event is expired, hardware does the following:

- Clears the other ITRs of the same interrupt
- Processes all causes of the same interrupt (associated to all ITRs) in the linked list
4.0 Mailbox

4.1 Mailbox Registers and Command Format

The mailbox queue is comprised of a pair of mailbox transmit queues and mailbox receive queues. The AVF driver commands are posted on the mailbox Transmit Queue (ATQ). The mailbox completes the AVF driver commands by writing back onto the command descriptor. Incoming messages are written to the mailbox Receive Queue (ARQ). The AVF driver posts empty buffers to the mailbox Receive Queue (ARQ), and the mailbox fills them with messages.

Both ATQ and ARQ support direct and indirect commands. The mailbox queue direct command is one that fits entirely in the queue descriptor, while an extended or indirect command, is one that uses an additional buffer, which is specified in the descriptor. When a command needs an additional external buffer it marks the BUF flag, if the buffer contains data that the mailbox needs to read, the RD flag is used, a buffer bigger than 512 bytes (AQ_LARGE_BUF) must have the LB flag set. The maximum buffer size supported in this version of the mailbox queues is 4096 bytes.

Both queues use the same descriptor structure. All descriptors and commands are defined using Little Endian notation with 32-bit words. AVF drivers using other conventions should take care to do the proper conversions.

Table 4-1. Mailbox Queue Descriptor Structure (in LE 32 order)

<table>
<thead>
<tr>
<th>+3</th>
<th>+2</th>
<th>+1</th>
<th>+0</th>
</tr>
</thead>
<tbody>
<tr>
<td>7 6 5 4 3 2 1 0</td>
<td>7 6 5 4 3 2 1 0</td>
<td>7 6 5 4 3 2 1 0</td>
<td></td>
</tr>
<tr>
<td>Opcode</td>
<td>Opcode</td>
<td>Opcode</td>
<td>Opcode</td>
</tr>
<tr>
<td>FE</td>
<td>EI</td>
<td>SI</td>
<td>BUF</td>
</tr>
<tr>
<td>VB</td>
<td>FC</td>
<td>RD</td>
<td>LB</td>
</tr>
<tr>
<td>Reserved</td>
<td>Reserved</td>
<td>Reserved</td>
<td>Reserved</td>
</tr>
<tr>
<td>Return Value</td>
<td>Data Len</td>
<td>Cookie High</td>
<td>Data address high</td>
</tr>
<tr>
<td>Cookie Low</td>
<td>Data address Low</td>
<td>Param0</td>
<td></td>
</tr>
<tr>
<td>Param1</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>Data address high</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>Data address Low</td>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>
Table 4-2. Mailbox Descriptor Field Descriptions

<table>
<thead>
<tr>
<th>Name</th>
<th>Bytes.Bits</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>Flags.DD</td>
<td>0.0</td>
<td>Set by mailbox to mark entry done.</td>
</tr>
<tr>
<td>Flags.CMP</td>
<td>0.1</td>
<td>Set by mailbox to mark entry as completion.</td>
</tr>
<tr>
<td>Flags.ERR</td>
<td>0.2</td>
<td>Set by mailbox to mark entry as an error indication.</td>
</tr>
<tr>
<td>Flags.VFE</td>
<td>0.3</td>
<td>Set by mailbox to mark entry as an event forwarded from a VF driver.</td>
</tr>
<tr>
<td>Flags.Reserved</td>
<td>0.4-1.0</td>
<td>Reserved, must be zeroed by sender and ignored by receiver.</td>
</tr>
<tr>
<td>Flags.LB</td>
<td>1.1</td>
<td>Set by AVF driver to indicate that indirect buffer is longer than AQ_LARGE_BUF.</td>
</tr>
<tr>
<td>Flags.RD</td>
<td>1.2</td>
<td>Set by AVF driver to indicate that mailbox needs to read indirect buffer.</td>
</tr>
<tr>
<td>Flags.VFC</td>
<td>1.3</td>
<td>Set by AVF driver to indicate command on behalf of a VF.</td>
</tr>
<tr>
<td>Flags.BUF</td>
<td>1.4</td>
<td>This command uses additional data.</td>
</tr>
<tr>
<td>Flags.SI</td>
<td>1.5</td>
<td>Do not interrupt when this command completes.</td>
</tr>
<tr>
<td>Flags.EI</td>
<td>1.6</td>
<td>Interrupt on error - supersedes Flags.SI in case of an error.</td>
</tr>
<tr>
<td>Flags.FE</td>
<td>1.7</td>
<td>If previous command completed in error, flush this one.</td>
</tr>
<tr>
<td>Opcode</td>
<td>2-3</td>
<td>Command opcode (see Table 4-9).</td>
</tr>
<tr>
<td>Datalen</td>
<td>4-5</td>
<td>Indirect data length in bytes (can be used for other uses if Flags.RD is unset).</td>
</tr>
<tr>
<td>Return value</td>
<td>6-7</td>
<td>Return value. Used by mailbox ARQ to reflect the error code as described in Section 4.1.2  and Table 4-4.</td>
</tr>
<tr>
<td>Cookie High</td>
<td>8-11</td>
<td>Opaque data, echoed by receiver, high half.</td>
</tr>
<tr>
<td>Cookie Low</td>
<td>12-15</td>
<td>Opaque data, echoed by receiver, Low half.</td>
</tr>
<tr>
<td>Param0</td>
<td>16-19</td>
<td>First general use parameter.</td>
</tr>
<tr>
<td>Param1</td>
<td>20-23</td>
<td>Second general use parameter.</td>
</tr>
<tr>
<td>Data Address high</td>
<td>24-27</td>
<td>Indirect data pointer (can be used for other uses if Flags.RD is unset).</td>
</tr>
<tr>
<td>Data Address low</td>
<td>28-31</td>
<td>Indirect data pointer (can be used for other uses if Flags.RD is unset).</td>
</tr>
</tbody>
</table>

4.1.1 Mailbox Queue CSRs

The mailbox queues have 32-byte descriptors. They are serviced by the following registers (Table 4-3).

Table 4-3. Mailbox Queue Registers

<table>
<thead>
<tr>
<th>Name</th>
<th>Width</th>
<th>Comment</th>
</tr>
</thead>
<tbody>
<tr>
<td>VF_ATQBAH</td>
<td>32</td>
<td>High bytes of ATQ base address.</td>
</tr>
<tr>
<td>VF_ATQBAL</td>
<td>32</td>
<td>Low bytes of ATQ base address, address must be 64 byte aligned.</td>
</tr>
<tr>
<td>VF_ATQLEN</td>
<td>10+4</td>
<td>ATQ length in descriptors, MSB is set for queue enable, three error bits (critical error, overflow error and VF error) are set by mailbox to indicate error conditions (see further Section 4.1.2.1).</td>
</tr>
<tr>
<td>VF_ATQH</td>
<td>10</td>
<td>ATQ head pointer (mailbox updates) - might not be implemented.</td>
</tr>
<tr>
<td>VF_ATQT</td>
<td>10</td>
<td>ATQ tail pointer (AVF driver updates).</td>
</tr>
<tr>
<td>VF_ARQBAH</td>
<td>32</td>
<td>High bytes of ARQ base address.</td>
</tr>
<tr>
<td>VF_ARQBAL</td>
<td>32</td>
<td>Low bytes of ARQ base address, address must be 64 byte aligned.</td>
</tr>
</tbody>
</table>
4.1.2 Error Codes

When mailbox completes a command it must use the following error codes.

<table>
<thead>
<tr>
<th>Error Code</th>
<th>Value</th>
<th>Meaning</th>
</tr>
</thead>
<tbody>
<tr>
<td>(No Error)</td>
<td>0</td>
<td>No error (success).</td>
</tr>
<tr>
<td>EPERM</td>
<td>1</td>
<td>Operation not permitted - VF not allowed to access the PF.</td>
</tr>
<tr>
<td>ENOENT</td>
<td>2</td>
<td>No such element.</td>
</tr>
<tr>
<td>ESRCH</td>
<td>3</td>
<td>Bad opcode - Not a mailbox queue opcode or incorrect use of opcode.</td>
</tr>
<tr>
<td>EINTR</td>
<td>4</td>
<td>Operation interrupted.</td>
</tr>
<tr>
<td>EIO</td>
<td>5</td>
<td>I/O error.</td>
</tr>
<tr>
<td>ENXIO</td>
<td>6</td>
<td>No such resource.</td>
</tr>
<tr>
<td>E2BIG</td>
<td>7</td>
<td>Arg too long - buffer longer than 4 KB.</td>
</tr>
<tr>
<td>EAGAIN</td>
<td>8</td>
<td>Try again.</td>
</tr>
<tr>
<td>ENOMEM</td>
<td>9</td>
<td>Out of memory.</td>
</tr>
<tr>
<td>EACCES</td>
<td>10</td>
<td>Permission denied.</td>
</tr>
<tr>
<td>EFAULT</td>
<td>11</td>
<td>Bad address.</td>
</tr>
<tr>
<td>EBUSY</td>
<td>12</td>
<td>Device or resource busy.</td>
</tr>
<tr>
<td>EEXIST</td>
<td>13</td>
<td>Attempt to create something that exists.</td>
</tr>
<tr>
<td>EINVAL</td>
<td>14</td>
<td>Invalid argument - Flags.buf &amp; flags.rd are set, but datalen is equal to zero.</td>
</tr>
<tr>
<td>ENOTTY</td>
<td>15</td>
<td>Not a typewriter.</td>
</tr>
<tr>
<td>ENOSPC</td>
<td>16</td>
<td>No space left or allocation failure.</td>
</tr>
<tr>
<td>ENOSYS</td>
<td>17</td>
<td>Function not implemented.</td>
</tr>
<tr>
<td>ERANGE</td>
<td>18</td>
<td>Destination queue is disabled or the destination function is disabled.</td>
</tr>
<tr>
<td>EFLUSHED</td>
<td>19</td>
<td>Command flushed because a previous command completed in error.</td>
</tr>
<tr>
<td>BAD_ADDR</td>
<td>20</td>
<td>Internal error, descriptor contains a bad pointer.</td>
</tr>
<tr>
<td>EMODE</td>
<td>21</td>
<td>Operation not allowed in current device mode.</td>
</tr>
<tr>
<td>EFBIG</td>
<td>22</td>
<td>File too big.</td>
</tr>
<tr>
<td>ESBCOMP</td>
<td>23</td>
<td>Cannot find enough space for the message in the mailbox queue.</td>
</tr>
</tbody>
</table>
4.1.2.1 Critical Error Indication

- On any error that prevents data placement to a queue, bits ATQLEN.ATQCRIT (or ARQLEN.ARQCRIT) are set by the mailbox and the queue is stopped (by clearing its enable bit), then an interrupt is sent by the mailbox to the AVF driver.
- AVF software reads and reports the error code and then resets the queue.
- If an overflow occurs and a message to the queue is dropped because the queue is full, the mailbox sets ARQLEN.ARQOVFL and interrupts the AVF driver. Note that the mailbox does not stop the queue since, depending on the AVF driver mode, this might be a recoverable error.

Note: This error can currently only happen on the receive queue, but to simplify the hardware design the bit is present on both queues.

- When a VF has an event that causes the mailbox to set an error bit in its queue, the mailbox sets ATQLEN.ATQVFE in the corresponding PFs queue and interrupts it. The mailbox does not stop the PF queue in this case.

Note: Events and completions that have already been posted before the error are still readable and can be handled by software.

4.1.3 Commands Description

4.1.3.1 Direct Command

4.1.3.1.1 Direct Command Template

The template for a command that is fully contained in the descriptor and does not need an additional data buffer.

Table 4-5. Direct command structure

<table>
<thead>
<tr>
<th>Name</th>
<th>Bytes.Bits</th>
<th>Value</th>
<th>Remarks</th>
</tr>
</thead>
<tbody>
<tr>
<td>Flags.DD</td>
<td>0.0</td>
<td>0</td>
<td>AVF driver must clear.</td>
</tr>
<tr>
<td>Flags.CMP</td>
<td>0.1</td>
<td>0</td>
<td>AVF driver must clear.</td>
</tr>
<tr>
<td>Flags.ERR</td>
<td>0.2</td>
<td>0</td>
<td>AVF driver must clear.</td>
</tr>
<tr>
<td>Flags.VFE</td>
<td>0.3</td>
<td>0</td>
<td>AVF driver must clear.</td>
</tr>
<tr>
<td>Flags.Reserved</td>
<td>0.4-1.0</td>
<td>0</td>
<td>Reserved, must be zeroed by sender and ignored by receiver.</td>
</tr>
<tr>
<td>Flags.LB</td>
<td>1.1</td>
<td>0</td>
<td>A direct command has no additional buffer.</td>
</tr>
<tr>
<td>Flags.RD</td>
<td>1.2</td>
<td>0</td>
<td>A direct command has no additional buffer.</td>
</tr>
<tr>
<td>Flags.VFC</td>
<td>1.3</td>
<td>0</td>
<td>AVF driver must clear.</td>
</tr>
<tr>
<td>Flags.BUF</td>
<td>1.4</td>
<td>0</td>
<td>A direct command does not have an additional write buffer.</td>
</tr>
<tr>
<td>Flags.SI</td>
<td>1.5</td>
<td></td>
<td>Driver might set Do not interrupt when this command completes.</td>
</tr>
<tr>
<td>Flags.EI</td>
<td>1.6</td>
<td></td>
<td>Driver might set Interrupt on error - supersedes Flags.SI in case of error.</td>
</tr>
</tbody>
</table>
### Table 4-5. Direct command structure (Continued)

<table>
<thead>
<tr>
<th>Name</th>
<th>Bytes.Bits</th>
<th>Value</th>
<th>Remarks</th>
</tr>
</thead>
<tbody>
<tr>
<td>Flags.FE</td>
<td>1.7</td>
<td>Driver might set</td>
<td>If set, command is flushed if the preceding command resulted in an error.</td>
</tr>
<tr>
<td>Opcode</td>
<td>2-3</td>
<td>Opcode</td>
<td>Command opcode (see Table 4-9).</td>
</tr>
<tr>
<td>Datalen</td>
<td>4-5</td>
<td>0</td>
<td></td>
</tr>
<tr>
<td>Return Value</td>
<td>6-7</td>
<td></td>
<td>Return value and error code in the completion of the command.</td>
</tr>
<tr>
<td>Cookie High</td>
<td>8-11</td>
<td>Cookie</td>
<td>Opaque value, is copied by the mailbox into the completion of this command.</td>
</tr>
<tr>
<td>Cookie Low</td>
<td>12-15</td>
<td>Cookie</td>
<td>Opaque value, is copied by the mailbox into the completion of this command.</td>
</tr>
<tr>
<td>Param0</td>
<td>16-19</td>
<td></td>
<td>First command parameter.</td>
</tr>
<tr>
<td>Param1</td>
<td>20-23</td>
<td></td>
<td>Second command parameter.</td>
</tr>
<tr>
<td>Data Address High</td>
<td>24-27</td>
<td></td>
<td>Can be used for an additional command parameter.</td>
</tr>
<tr>
<td>Data Address Low</td>
<td>28-31</td>
<td></td>
<td>Can be used for an additional command parameter.</td>
</tr>
</tbody>
</table>

### 4.1.3.1.2 Direct Command Completion Template

### Table 4-6. Direct Command Completion Event Template

<table>
<thead>
<tr>
<th>Name</th>
<th>Bytes.Bits</th>
<th>Value</th>
<th>Remarks</th>
</tr>
</thead>
<tbody>
<tr>
<td>Flags.DD</td>
<td>0.0</td>
<td>1</td>
<td>Mailbox must set.</td>
</tr>
<tr>
<td>Flags.CMP</td>
<td>0.1</td>
<td>1</td>
<td>Mailbox must set.</td>
</tr>
<tr>
<td>Flags.ERR</td>
<td>0.2</td>
<td>0 or 1</td>
<td>Mailbox must set only if it reporting an error.</td>
</tr>
<tr>
<td>Flags.VFE</td>
<td>0.3</td>
<td>0</td>
<td>Mailbox must clear.</td>
</tr>
<tr>
<td>Flags.Reserved</td>
<td>0.4 -1.0</td>
<td>0</td>
<td>Reserved, must be zeroed by sender and ignored by receiver.</td>
</tr>
<tr>
<td>Flags.LB</td>
<td>1.1</td>
<td>Echo</td>
<td>Mailbox copies value from command.</td>
</tr>
<tr>
<td>Flags.RD</td>
<td>1.2</td>
<td>Echo</td>
<td>Mailbox copies value from command.</td>
</tr>
<tr>
<td>Flags.VFC</td>
<td>1.3</td>
<td>Echo</td>
<td>Mailbox copies value from command.</td>
</tr>
<tr>
<td>Flags.BUF</td>
<td>1.4</td>
<td>Echo</td>
<td>Mailbox copies value from command.</td>
</tr>
<tr>
<td>Flags.SI</td>
<td>1.5</td>
<td>Echo</td>
<td>Mailbox copies value from command.</td>
</tr>
<tr>
<td>Flags.EI</td>
<td>1.6</td>
<td>Echo</td>
<td>Mailbox copies value from command.</td>
</tr>
<tr>
<td>Flags.FE</td>
<td>1.7</td>
<td>Echo</td>
<td>Mailbox copies value from command.</td>
</tr>
<tr>
<td>Opcode</td>
<td>2-3</td>
<td>Opcode</td>
<td>Command opcode (see Table 4-9).</td>
</tr>
<tr>
<td>Datalen</td>
<td>4-5</td>
<td></td>
<td>Can be used for an additional command parameter.</td>
</tr>
<tr>
<td>Return value</td>
<td>6-7</td>
<td></td>
<td>Mailbox return value 0=no error (for error codes see Table 4-4).</td>
</tr>
<tr>
<td>Cookie High</td>
<td>8-11</td>
<td>Echo</td>
<td>Opaque value, is copied by the mailbox from the command.</td>
</tr>
<tr>
<td>Cookie Low</td>
<td>12-15</td>
<td>Echo</td>
<td>Opaque value, is copied by the mailbox from the command.</td>
</tr>
<tr>
<td>Param0</td>
<td>16-19</td>
<td></td>
<td>First command parameter.</td>
</tr>
<tr>
<td>Param1</td>
<td>20-23</td>
<td></td>
<td>Second command parameter.</td>
</tr>
<tr>
<td>Data Address High</td>
<td>24-27</td>
<td></td>
<td>Can be used for an additional command parameter.</td>
</tr>
<tr>
<td>Data Address Low</td>
<td>28-31</td>
<td></td>
<td>Can be used for an additional command parameter.</td>
</tr>
</tbody>
</table>
4.1.3.2 Indirect Command

4.1.3.2.1 Indirect Command Template

An indirect write command uses an additional DMA buffer specified in the descriptor. The BUF flag must be set by the AVF driver. If the buffer is larger than 512 bytes the LB flag must be set.

This version of the mailbox is limited to buffers up to 4096 bytes. If the command uses the buffer to pass data the RD flag needs to be set.

Table 4-7. Indirect command template

<table>
<thead>
<tr>
<th>Name</th>
<th>Bytes.Bits</th>
<th>Value</th>
<th>Remarks</th>
</tr>
</thead>
<tbody>
<tr>
<td>Flags.DD</td>
<td>0.0</td>
<td>0</td>
<td>AVF driver must clear.</td>
</tr>
<tr>
<td>Flags.CMP</td>
<td>0.1</td>
<td>0</td>
<td>AVF driver must clear.</td>
</tr>
<tr>
<td>Flags.ERR</td>
<td>0.2</td>
<td>0</td>
<td>AVF driver must clear.</td>
</tr>
<tr>
<td>Flags.VFE</td>
<td>0.3</td>
<td>0</td>
<td>AVF driver must clear.</td>
</tr>
<tr>
<td>Flags.Reserved</td>
<td>0.4-1.0</td>
<td>0</td>
<td>Reserved, must be zeroed by sender and ignored by receiver.</td>
</tr>
<tr>
<td>Flags.LB</td>
<td>1.1</td>
<td>0 or 1</td>
<td>Set by the AVF driver if buffer is longer than AQ_LARGE_BUF (512).</td>
</tr>
<tr>
<td>Flags.RD</td>
<td>1.2</td>
<td>0 or 1</td>
<td>Set by the AVF driver to indicate that mailbox needs to read indirect buffer.</td>
</tr>
<tr>
<td>Flags.VFC</td>
<td>1.3</td>
<td>0</td>
<td>AVF driver must clear.</td>
</tr>
<tr>
<td>Flags.BUF</td>
<td>1.4</td>
<td>1</td>
<td>This command uses additional data buffer. AVF driver must set this flag on an indirect command.</td>
</tr>
<tr>
<td>Flags.SI</td>
<td>1.5</td>
<td>Driver might set</td>
<td>Do not interrupt when this command completes.</td>
</tr>
<tr>
<td>Flags.EI</td>
<td>1.6</td>
<td>Driver might set</td>
<td>Interrupt on error - supersedes Flags.SI in case of error.</td>
</tr>
<tr>
<td>Flags.FE</td>
<td>1.7</td>
<td>Driver might set</td>
<td>If set, command is flushed if the preceding command resulted in an error.</td>
</tr>
<tr>
<td>Opcode</td>
<td>2-3</td>
<td>Opcode</td>
<td>Command opcode (see Table 4-9).</td>
</tr>
<tr>
<td>Datalen</td>
<td>4-5</td>
<td>Buffer len</td>
<td>Usable length of additional buffer in bytes.</td>
</tr>
<tr>
<td>Return Value</td>
<td>6-7</td>
<td></td>
<td></td>
</tr>
<tr>
<td>Cookie High</td>
<td>8-11</td>
<td>Cookie</td>
<td>Opaque value, is copied by the mailbox into the completion of this command.</td>
</tr>
<tr>
<td>Cookie Low</td>
<td>12-15</td>
<td>Cookie</td>
<td>Opaque value, is copied by the mailbox into the completion of this command.</td>
</tr>
<tr>
<td>Param0</td>
<td>16-19</td>
<td></td>
<td>First command parameter.</td>
</tr>
<tr>
<td>Param1</td>
<td>20-23</td>
<td></td>
<td>Second command parameter.</td>
</tr>
<tr>
<td>Data Address High</td>
<td>24-27</td>
<td>Buff Addr</td>
<td>High bits of buffer address.</td>
</tr>
<tr>
<td>Data Address Low</td>
<td>28-31</td>
<td>Buff Addr</td>
<td>Low bits of buffer address.</td>
</tr>
</tbody>
</table>
4.1.3.2.2 Indirect Command Completion

When completing an indirect command, firmware overwrites datalen with the actual length of data returned by the command.

Table 4-8. Indirect Command Completion Template

<table>
<thead>
<tr>
<th>Name</th>
<th>Bytes.Bits</th>
<th>Value</th>
<th>Remarks</th>
</tr>
</thead>
<tbody>
<tr>
<td>Flags-DD</td>
<td>0.0</td>
<td>1</td>
<td>Mailbox must set.</td>
</tr>
<tr>
<td>Flags.CMP</td>
<td>0.1</td>
<td>1</td>
<td>Mailbox must set.</td>
</tr>
<tr>
<td>Flags.ERR</td>
<td>0.2</td>
<td>0 or 1</td>
<td>Mailbox must set only if it reporting an error.</td>
</tr>
<tr>
<td>Flags.VFE</td>
<td>0.3</td>
<td>0</td>
<td>Mailbox must clear.</td>
</tr>
<tr>
<td>Flags.Reserved</td>
<td>0.4 -1.0</td>
<td>0</td>
<td>Reserved, must be zeroed by sender and ignored by receiver.</td>
</tr>
<tr>
<td>Flags.LB</td>
<td>1.1</td>
<td></td>
<td>Echo Mailbox copies value from command.</td>
</tr>
<tr>
<td>Flags.RD</td>
<td>1.2</td>
<td></td>
<td>Echo Mailbox copies value from command.</td>
</tr>
<tr>
<td>Flags.VFC</td>
<td>1.3</td>
<td></td>
<td>Echo Mailbox copies value from command.</td>
</tr>
<tr>
<td>Flags.BUF</td>
<td>1.4</td>
<td></td>
<td>Echo Mailbox copies value from command.</td>
</tr>
<tr>
<td>Flags.SI</td>
<td>1.5</td>
<td></td>
<td>Echo Mailbox copies value from command.</td>
</tr>
<tr>
<td>Flags.EI</td>
<td>1.6</td>
<td></td>
<td>Echo Mailbox copies value from command.</td>
</tr>
<tr>
<td>Flags.FE</td>
<td>1.7</td>
<td></td>
<td>Echo Mailbox copies value from command.</td>
</tr>
<tr>
<td>Opcode</td>
<td>2-3</td>
<td>Opcode</td>
<td>Command opcode (see Table 4-9).</td>
</tr>
<tr>
<td>Datalen</td>
<td>4-5</td>
<td></td>
<td>Can be used for an additional command parameter.</td>
</tr>
<tr>
<td>Return Value</td>
<td>6-7</td>
<td></td>
<td>Mailbox returns value 0=no error (for error codes see Table 4-4).</td>
</tr>
<tr>
<td>Cookie High</td>
<td>8-11</td>
<td></td>
<td>Echo Opaque value, is copied by firmware from the command.</td>
</tr>
<tr>
<td>Cookie Low</td>
<td>12-15</td>
<td></td>
<td>Echo Opaque value, is copied by firmware from the command.</td>
</tr>
<tr>
<td>Param0</td>
<td>16-19</td>
<td></td>
<td>First command parameter.</td>
</tr>
<tr>
<td>Param1</td>
<td>20-23</td>
<td></td>
<td>Second command parameter.</td>
</tr>
<tr>
<td>Data Address High</td>
<td>24-27</td>
<td></td>
<td>Can be used for an additional command parameter.</td>
</tr>
<tr>
<td>Data Address Low</td>
<td>28-31</td>
<td></td>
<td>Can be used for an additional command parameter.</td>
</tr>
</tbody>
</table>

4.2 Command opcodes

Opcodes are 16 bits, the following opcodes are relevant for the mailbox queue.

Table 4-9. Mailbox Commands

<table>
<thead>
<tr>
<th>Name</th>
<th>Opcode</th>
<th>Ref</th>
<th>Type</th>
</tr>
</thead>
<tbody>
<tr>
<td>Send to PF</td>
<td>0x0801</td>
<td>Section 4.4.1</td>
<td>Indirect /Direct</td>
</tr>
<tr>
<td>Message from PF</td>
<td>0x0802</td>
<td>Section 4.4.2</td>
<td>Indirect /Direct</td>
</tr>
<tr>
<td>Queue Shutdown</td>
<td>0x0003</td>
<td>Section 4.4.3</td>
<td>Direct</td>
</tr>
</tbody>
</table>
4.3 Mailbox Initialization Flow

When initializing the queue, the AVF driver must do the following:

- The AVF driver allocates and sets up appropriately sized host memory for the queues.
- The AVF driver must post initialized buffers to the receive queue before it can use the transmit queue (see Section 4.3.1 for receive queue element initialization).
- The AVF driver clears the head and tail registers for each queue (head registers are VF_ATQH and VF_ARQH. Tail registers are VF_ATQT and VF_ARQT).
- The AVF driver then programs the base and length registers for each queue (VF_ATQBAL, VF_ATQBAH, VF_ATQLEN, VF_ARQBAL, VF_ARQBAH and VF_ARQLEN) and sets Length.Enable to 1b to signal the mailbox that the queue is now enabled.

4.3.1 Receive Queue Element Initialization by the AVF Driver

The AVF driver must clear any unused fields (including unused flags) and set data pointers and data length to a mapped DMA pointer.

The AVF driver might set the SI and the EI flags in the receive queue element. The AVF driver must not set the FE flag on receive queue elements.

Table 4-10. Receive Queue Element - Initial Values

<table>
<thead>
<tr>
<th>Name</th>
<th>Bytes.Bits</th>
<th>Value</th>
<th>Remarks</th>
</tr>
</thead>
<tbody>
<tr>
<td>Flags.DD</td>
<td>0.0</td>
<td>0</td>
<td>AVF driver must clear.</td>
</tr>
<tr>
<td>Flags.CMP</td>
<td>0.1</td>
<td>0</td>
<td>AVF driver must clear.</td>
</tr>
<tr>
<td>Flags.ERR</td>
<td>0.2</td>
<td>0</td>
<td>AVF driver must clear.</td>
</tr>
<tr>
<td>Flags.VFE</td>
<td>0.3</td>
<td>0</td>
<td>AVF driver must clear.</td>
</tr>
<tr>
<td>Flags.Reserved</td>
<td>0.4 1.0</td>
<td>0</td>
<td>Reserved, must be zeroed by sender and ignored by receiver.</td>
</tr>
<tr>
<td>Flags.LB</td>
<td>1.1</td>
<td>0 or 1</td>
<td>Set by the AVF driver if buffer is longer than AQ_LARGE_BUF (512 bytes).</td>
</tr>
<tr>
<td>Flags.RD</td>
<td>1.2</td>
<td>0</td>
<td>Not applicable to receive queue.</td>
</tr>
<tr>
<td>Flags.VFC</td>
<td>1.3</td>
<td>0</td>
<td>AVF driver must clear.</td>
</tr>
<tr>
<td>Flags.BUF</td>
<td>1.4</td>
<td>1</td>
<td>Receive queue elements always have an additional buffer.</td>
</tr>
<tr>
<td>Flags.SI</td>
<td>1.5</td>
<td>Driver might set</td>
<td>Do not interrupt when this command completes.</td>
</tr>
<tr>
<td>Flags.EI</td>
<td>1.6</td>
<td>Driver might set</td>
<td>Interrupt on error - supersedes Flags.SI in case of error.</td>
</tr>
<tr>
<td>Flags.FE</td>
<td>1.7</td>
<td>0</td>
<td>AVF driver must clear.</td>
</tr>
<tr>
<td>Opcode</td>
<td>2-3</td>
<td></td>
<td>AVF driver must clear.</td>
</tr>
<tr>
<td>Datalen</td>
<td>4-5</td>
<td>Buffer Len</td>
<td>Additional data length in bytes.</td>
</tr>
<tr>
<td>Return Value</td>
<td>6-7</td>
<td></td>
<td>AVF driver must clear.</td>
</tr>
<tr>
<td>Cookie High</td>
<td>8-11</td>
<td></td>
<td>AVF driver must clear.</td>
</tr>
<tr>
<td>Cookie Low</td>
<td>12-15</td>
<td></td>
<td>AVF driver must clear.</td>
</tr>
</tbody>
</table>
The values written by the mailbox when it uses the EAQ element are discussed in the sections that follow.

### 4.3.2 Driver Unload and Queue Shutdown

When shutting down the mailbox queue the AVF driver:

- Posts a Queue Shutdown command (0x0003). See Section 4.4.3 for more detail. In this command, the AVF driver sets the **Driver Unloading** flag if it intends to unload.
- Software must not send any additional commands on the queue until the flow completes
- Mailbox waits for any pending DMA transactions it generated to be acknowledged by hardware.
- Closes the Rx queue by clearing its **Enable** bit.
- Sends a completion to the AVF driver as usual, honoring all the interrupt control bits in the descriptor.

Software then closes the Tx queue by clearing its **Enable** bit.

If the AVF driver is unloading, it issues a function reset (VFR) to the device.

Note that before the mailbox queues are re-enabled, software should clear the head and tail registers of the transmit and receive mailbox queue.

### 4.4 Mailbox Commands

#### 4.4.1 Send Message to PF Command

This command, together with the next one, implements a communication channel between PFs and their VFs. The data in the external buffer is copied into the buffer linked to the message sent on the PF receive queue. The command completes once the data is copied.

Since the value of the cookie is copied to the event, if 8 bytes are enough for needed message, the AVF driver might specify a length of zero, and not use an external buffer. In this case it should also not set the **BUF** flag.

**Note:** This version of the specification supports messages of up to 4096 bytes.
After posting the event to the PF mailbox receive queue, the mailbox completes this command by updating the flags and returns a value (zero for success).

### 4.4.2 Incoming Message From PF Mailbox

This section describes the incoming messages on the VF mailbox receive queue. Messages that are generated by the PF toward the VF are copied by the mailbox into the VF mailbox receive queue. After posting the message to the VF mailbox receive queue, the mailbox will interrupt the VF for incoming message.

#### Table 4-11. Send to PF command (Opcode: 0x0801)

<table>
<thead>
<tr>
<th>Name</th>
<th>Bytes.Bits</th>
<th>Value</th>
<th>Remarks</th>
</tr>
</thead>
<tbody>
<tr>
<td>Flags</td>
<td>1:0</td>
<td></td>
<td>See Section 4.1.3.1.1 or Section 4.1.3.2.1 for details.</td>
</tr>
<tr>
<td>Opcode</td>
<td>2-3</td>
<td>0x0801</td>
<td>Command opcode.</td>
</tr>
<tr>
<td>Length</td>
<td>4-5</td>
<td>buffer length</td>
<td>Length of message.</td>
</tr>
<tr>
<td>Return value/VFID</td>
<td>6-7</td>
<td>Return value. Zeroed by the AVF driver. Written by firmware mailbox.</td>
<td></td>
</tr>
<tr>
<td>Cookie High</td>
<td>8-11</td>
<td>Cookie</td>
<td>Opaque value, is copied by the mailbox into the completion of this command. It is also copied to the descriptor of the target mailbox queue.</td>
</tr>
<tr>
<td>Cookie Low</td>
<td>12-15</td>
<td>Cookie</td>
<td>Opaque value, is copied by the mailbox into the completion of this command. It is also copied to the descriptor of the target mailbox queue.</td>
</tr>
<tr>
<td>Reserved</td>
<td>16-19</td>
<td></td>
<td></td>
</tr>
<tr>
<td>Reserved</td>
<td>20-23</td>
<td></td>
<td></td>
</tr>
<tr>
<td>Data Address high</td>
<td>24-27</td>
<td>0x0</td>
<td>Address of data buffer.</td>
</tr>
<tr>
<td>Data Address low</td>
<td>28-31</td>
<td>0x0</td>
<td>Address of data buffer.</td>
</tr>
</tbody>
</table>

After posting the event to the PF mailbox receive queue, the mailbox completes this command by updating the flags and returns a value (zero for success).

#### Table 4-12. Message from PF (Opcode: 0x0802)

<table>
<thead>
<tr>
<th>Name</th>
<th>Bytes.Bits</th>
<th>Value</th>
<th>Remarks</th>
</tr>
</thead>
<tbody>
<tr>
<td>Flags</td>
<td>1:0</td>
<td></td>
<td>See Section 4.1.3.1.2 or Section 4.1.3.2.2 for details.</td>
</tr>
<tr>
<td>Opcode</td>
<td>2-3</td>
<td>0x0802</td>
<td>Event code.</td>
</tr>
<tr>
<td>Length</td>
<td>4-5</td>
<td>buffer length</td>
<td>Length of message.</td>
</tr>
<tr>
<td>Return Value/VFID</td>
<td>6-7</td>
<td>Reserved.</td>
<td></td>
</tr>
<tr>
<td>Cookie High</td>
<td>8-11</td>
<td>Cookie</td>
<td>Opaque value is copied by the mailbox from the source descriptor.</td>
</tr>
<tr>
<td>Cookie Low</td>
<td>12-15</td>
<td>Cookie</td>
<td>Opaque value is copied by the mailbox from the source descriptor.</td>
</tr>
<tr>
<td>Reserved</td>
<td>16-19</td>
<td></td>
<td></td>
</tr>
<tr>
<td>Reserved</td>
<td>20-23</td>
<td></td>
<td></td>
</tr>
<tr>
<td>Data Address High</td>
<td>24-27</td>
<td>0x0</td>
<td>Address of data buffer.</td>
</tr>
<tr>
<td>Data Address Low</td>
<td>28-31</td>
<td>0x0</td>
<td>Address of data buffer.</td>
</tr>
</tbody>
</table>
### 4.4.3 Queue Shutdown Command

This is the final command posted to the queue, closing the queue as described in Section 4.3.2. When this command completes, the AVF driver is allowed to free any host resources associated with the mailbox queue.

If the AVF driver is going to unload it must set the *Driver Unloading* flag to inform the mailbox.

Once this command is posted, the AVF driver is not allowed to issue any more commands on the queue before a reset is done.

**Note:** Interrupt generation and the interrupt control flags in this command are handled as usual by the mailbox. This means that if an interrupt was not inhibited by setting the *SI* flag, it happens. If the AVF driver is in polling mode and cannot handle an interrupt, it needs to either inhibit the interrupt or have interrupts disabled through the interrupt control registers.

<table>
<thead>
<tr>
<th>Name</th>
<th>Bytes.Bits</th>
<th>Value</th>
<th>Remarks</th>
</tr>
</thead>
<tbody>
<tr>
<td>Flags</td>
<td>1-0</td>
<td>See Section 4.1.3.1.1 for details.</td>
<td></td>
</tr>
<tr>
<td>Opcode</td>
<td>2-3</td>
<td>0x0003</td>
<td>Command opcode.</td>
</tr>
<tr>
<td>Datalen</td>
<td>4-5</td>
<td>0</td>
<td>No external data.</td>
</tr>
<tr>
<td>Return value/VFID</td>
<td>6-7</td>
<td></td>
<td>Return value. Zeroed by the AVF driver. Written by firmware.</td>
</tr>
<tr>
<td>Cookie High</td>
<td>8-11</td>
<td>Cookie</td>
<td>Opaque value, is copied by firmware into the completion of this command.</td>
</tr>
<tr>
<td>Cookie Low</td>
<td>12-15</td>
<td>Cookie</td>
<td>Opaque value, is copied by firmware into the completion of this command.</td>
</tr>
<tr>
<td>Driver unloading</td>
<td>16.0</td>
<td></td>
<td>1b if the AVF driver intends to unload, 0b otherwise.</td>
</tr>
<tr>
<td>Reserved</td>
<td>17-31</td>
<td>0x0</td>
<td>Reserved.</td>
</tr>
</tbody>
</table>
5.0 Extensibility Features

This section includes features that are not available in the basic AVF driver, but might be negotiated between the AVF driver and the PF.

5.1 Advanced Rx Offloads

See Section 2.2 for more detail.

5.2 RDMA

RDMA is an advanced feature not available in the base AVF driver and is covered in future versions of this specification. It is exposed in the capability exchange as VIRTCHNL_VF_OFFLOAD_IWARP.
NOTE: This page has been intentionally left blank.
6.0 Software Flows

6.1 Init Flow

Since the AVF driver is a dependent driver and needs to communicate with the PF driver for its initialization it can take a few seconds to fully initialize. Software initialization for the AVF driver happens in two steps.

- First, it registers a network Interface with the operating system and completes the init/probe call from the operating system.
- Second, it postpones all of its device initialization to a delayed work queue.

As part of work queue:

- It first checks to see if the VF instance is out of reset by checking the VFGEN_RSTAT register to see if the VIRTCHNL_VFR_VFACTIVE or VIRTCHNL_VFR_COMPLETED state is set. This register is written by the PF to inform the VF when it's out of reset.
- It then initializes a hardware mailbox to communicate to the PF to finish the remaining configuration.
- After initializing the mailbox send queue and receive queue buffers and ring structures with DMA-able memory, the software driver initializes the mailbox ring state registers in hardware. The mailbox initialization flow is described in Section 4.3. The following registers get initialized as part of mailbox setup (see Section 7.2.3):
  - VF_ATQT
  - VF_ATQH
  - VF_ATQLEN
  - VF_ATQBAL
  - VF_ARQT
  - VF_ARQH
  - VF_ARQLEN
  - VF_ARQBAL
  - VF_ARQBAH

At this point, the VF driver starts sending mailbox messages to the PF. The messages sent by the VF driver are asynchronously responded to by the PF driver. The responses coming from the PF driver are posted in the mailbox receive queue.

The first software opcode (VIRTCHNL_OP_VERSION) sent to the PF is to verify the version for the communication channel (virtchnl) used by the VF and PF.

- The VF sends its version number. In response, the PF sends it's virtchannel API version number. For AVF, the version for virtchnl used by PF and VF must be 1.1 or higher. A minor version mismatch, where the PF is running a version lower than the VFs API version, is ignored. A major version mismatch prevents the VF driver from loading on the device.
6.1.1 PF-VF Capability Exchange

The VF sends a config message to the PF (VIRTCHEL_OP_GET_VF_RESOURCES), this is part of a capability exchange between the PF and VF.

- The VF driver sends a list of offloads/capabilities that it can support to the PF driver. In exchange, the PF driver sends the offloads/capabilities that it can enable for this VF. The list supported by PF can be a subset of the ones requested by VF driver. After receiving the response from the PF driver, the VF driver must enable only the offloads that the PF agreed to support.
- Some of the offloads are treated as a base set of offloads/capabilities that all PFs must support for the AVF driver to work on all devices that support the AVF driver. The base offloads are:
  - VIRTCHNL_VF_OFFLOAD_L2
  - VIRTCHNL_VF_OFFLOAD_RSS_PF
  - VIRTCHNL_VF_OFFLOAD_VLAN
  - VF_OFFLOAD_RX_POLLING (for PMD drivers)
- Some of the advanced offloads that the PF and VF might decide to support are:
  - VIRTCHNL_VF_OFFLOAD_RSS_AQ
  - VIRTCHNL_VF_OFFLOAD_RSS_REG
  - VIRTCHNL_VF_OFFLOAD_WB_ON_ITR
  - VIRTCHNL_VF_OFFLOAD_RSS_PCTYPE_V2
  - VIRTCHNL_VF_OFFLOAD_ENCAP
  - VIRTCHNL_VF_OFFLOAD_ENCAP_CSUM
  - VIRTCHNL_VF_OFFLOAD_IWARP

Further advanced offloads are added as exiting silicon exposes new offloads in the VF or when newer hardware devices get supported through the AVF driver.

- As a response to the VF config message request to the PF, the PF sends not just the offloads it can support but also other config information for the VF such as the number of queues and vectors it can use, the MAC address for the VF, etc.
- The VF driver then requests the operating system to enable the maximum number of vectors it intends to use.

6.1.2 Tx and Rx Initialization

At this point the VF driver allocates some software backing structures for data Tx and Rx queues:

- If the VF driver enables the Tx/Rx interrupt feature, it sends a message to the PF with opcode VIRTCHNL_OP_CONFIG_IRQ_MAP to set up the cause to interrupt mapping.
- The remainder of the Tx and Rx initialization happens as part of the interface being brought up explicitly from the operating system by the user:
  - The VF driver allocates DMA memory for Tx and Rx queues for the rings and the buffers associated with the queues.
  - The VF driver sends a virtchnl message (VIRTCHNL_OP_CONFIG_VSI_QUEUES) to set up the Tx and Rx queues. The information sent in this message enables the PF to know about:
    - vsi_id (relative to the VF’s VSIs),
    - queue_id (relative to the VF’s queues),
    - ring_len,
    - dma_ring_addr (guest physical address for where the ring starts)
— For Rx queues, in addition to the text previously mentioned, the VF driver also sends to the PF the following:
  • max_pkt_size
  • databuffer_size
— This information is used by the PF driver to setup the queue context for each of the queues on behalf of the VF driver.
— The VF driver requests the PF driver to add the MAC filter by using the VIRTCNL_OP_ADD_ETHER_ADDRESS software opcode over the virtchnl.
— The VF driver sends a message to the PF with opcode VIRTCNL_OP_ENABLE_QUEUES to enable Rx and Tx queues.
— The VF driver enables interrupts by writing to VFINT_DYN_CTLN1 registers.

At this stage, the VF driver is ready to receive and transmit packets.

6.2 AVF Driver PF-VF Software Protocol

The AVF driver relies on a mailbox mechanism to communicate with the PF driver for its configuration. The mailbox format used by the VF driver is a queue format with a generic message format.

The hardware mailbox mechanism used as the hardware framework of the PF-VF software protocol and the generic message format are described in Section 4.0.

6.2.1 Software Protocol

Above the hardware generic message format, there is a software protocol defined to request or provide different config information from/to the PF driver. The communication between the PF and VF driver is asynchronous. The VF driver sends a request over the mailbox with a software opcode that is agreed by the PF and VF using shared protocol definition, the request is acknowledged as DMA-ed by hardware. The response from the PF flows back as a separate message with the same opcode to the VF driver, which is received in the mailbox receive queue. Software opcodes that the AVF driver uses are extensible and are divided into two categories:

• Base opcodes — All PF drivers that support the AVF driver must support these opcodes.
• Advanced opcodes — These opcodes might/might not be supported by the PF driver depending on the offloads that the PF decides to enable given the device underneath. Newer ones are added as AVF functionality expands and newer devices that can support more offloads get supported on AVF.

The software mailbox message is of the type virtchnl_msg that is overlaid on top of the hardware mailbox descriptor format.

```c
struct virtchnl_msg {
  /* HW AQ flags(opcode/len/retval fields */
  u8 pad[8];
  /* avoid confusion with desc->opcode */
  enum virtchnl_ops v_opcode;
  /* ditto for desc->retval */
```
With every opcode there is a specific data structure that carries further information in the data buffer payload. This is passed as an indirect data buffer attached to the mailbox descriptor. Appendix A describes the different data structures used for each opcode.

### 6.2.1.1 Software Opcodes

The AVF driver communicates with the PF driver using software opcodes. Each opcode has a unique data structure that goes along and contains more information to describe the request or a response.

**List of Opcodes:**

- `VIRTCHNL_OP_UNKNOWN = 0`,
- `VIRTCHNL_OP_VERSION = 1`,
- `VIRTCHNL_OP_RESET_VF = 2`,
- `VIRTCHNL_OP_GET_VF_RESOURCES = 3`,
- `VIRTCHNL_OP_CONFIG_TX_QUEUE = 4`,
- `VIRTCHNL_OP_CONFIG_RX_QUEUE = 5`,
- `VIRTCHNL_OP_CONFIG_VSI_QUEUES = 6`,
- `VIRTCHNL_OP_CONFIG_IRQ_MAP = 7`,
- `VIRTCHNL_OP_ENABLE_QUEUES = 8`,
- `VIRTCHNL_OP_DISABLE_QUEUES = 9`,
- `VIRTCHNL_OP_ADD_ETH_ADDR = 10`,
- `VIRTCHNL_OP_DEL_ETH_ADDR = 11`,
- `VIRTCHNL_OP_ADD_VLAN = 12`,
- `VIRTCHNL_OP_DEL_VLAN = 13`,
- `VIRTCHNL_OP_CONFIG_PROMISCUOUS_MODE = 14`,
- `VIRTCHNL_OP_GET_STATS = 15`,
- `VIRTCHNL_OP_RSVD = 16`,
- `VIRTCHNL_OP_EVENT = 17`, /* must ALWAYS be 17 */
- `VIRTCHNL_OP_IWARP = 20`, /* advanced opcode */
- `VIRTCHNL_OP_CONFIG_IWARP_IRQ_MAP = 21`, /* advanced opcode */
- `VIRTCHNL_OP_RELEASE_IWARP_IRQ_MAP = 22`, /* advanced opcode */
- `VIRTCHNL_OP_CONFIG_RSS_KEY = 23`,
- `VIRTCHNL_OP_CONFIG_RSS_LUT = 24`,
- `VIRTCHNL_OP_GET_RSS_HENA_CAPS = 25`,
- `VIRTCHNL_OP_SET_RSS_HENA = 26`,

```c
enum virtchnl_status_code v_retval;
/* used by PF when sending to VF */
u32 vfid;
};
```
6.2.1.2 Error Codes

Every mailbox message is completed asynchronously by the PF with one of these error codes:

```c
enum virtchnl_status_code {
    VIRTCHNL_STATUS_SUCCESS = 0,
    VIRTCHNL_ERR_PARAM      = -5,
    VIRTCHNL_STATUS_ERR_OPCODE_MISMATCH = -38,
    VIRTCHNL_STATUS_ERR_CQP_COMPL_ERROR  = -39,
    VIRTCHNL_STATUS_ERR_INVALID_VF_ID    = -40,
    VIRTCHNL_STATUS_NOT_SUPPORTED        = -64,
};
```

6.2.1.3 Offloads/Capabilities

As mentioned earlier, the PF and VF driver negotiate offloads and capabilities through the VIRTCHNL_OP_GET_VF_RESOURCES opcode.

**Note:** VIRTCHNL_VF_OFFLOAD_RX_POLLING is part of the base set for poll mode AVF driver.

The base offloads are:

- VIRTCHNL_VF_OFFLOAD_L2
- VIRTCHNL_VF_OFFLOAD_RSS_PF
- VIRTCHNL_VF_OFFLOAD_VLAN

Some of the advanced/optional offloads that PF and VF might decide to support are:

- VIRTCHNL_VF_OFFLOAD_RSS_AQ
- VIRTCHNL_VF_OFFLOAD_RSS_REG
- VIRTCHNL_VF_OFFLOAD_WB_ON_ITR
- VIRTCHNL_VF_OFFLOAD_RSS_PCTYPE_V2
- VIRTCHNL_VF_OFFLOAD_ENCAP
- VIRTCHNL_VF_OFFLOAD_ENCAP_CSUM
- VIRTCHNL_VF_OFFLOAD_IWARP

The list of advanced offloads and software opcodes to help facilitate those offloads keep increasing as AVF evolves and more hardware devices get supported under the AVF umbrella. Once again the AVF driver carries the same device ID even when supporting virtual devices on newer hardware. The advantage of the PF-VF negotiation mechanism is that the AVF driver continues supporting increased offload functionalities without ever losing the basic network interface capability.

6.2.1.4 Adding New Offloads/Capabilities

If the AVF driver needs to be expanded to expose additional offloads, users must follow these steps:

- Define a new type VIRTCHNL_VF_OFFLOAD_XX in the common virtchnl.h header file.
• Change the VF driver to start advertising the new offload that it would like to enable by changing the offload bitmap sent to the PF using the VIRTCHNL_OP_GET_VF_RESOURCES message.
• The PF driver that should support this offload for the VF should be updated to enable this new offload in response to the VIRTCHNL_OP_GET_VF_RESOURCES from the VF.
• New opcodes might have to be added to support this offload to further get config information from the PF driver to enable this new offload. An example could be that the VF driver wants to support inline crypto offload. In which case the VF driver has to know about how many security associations it can program in hardware, the type of crypto offload that the device supports, etc.
• These new opcodes have to be called by the VF driver at init or runtime to set up this new offload.
• The PF driver has to be updated to set up/enable hardware for the VF to start exercising these offloads.
• The PF driver also has to send the appropriate config information to the VF driver using these new opcodes.

Note: When adding new advanced offload/capabilities and related opcodes to the AVF driver, the virtchannel version does not need to be updated.

6.2.2 Event Handling

The VIRTCHNL_OP_EVENT opcode is used by the PF to inform the VF driver of events that might affect it. The AVF driver doesn’t need to send a response after receiving the event. It should handle the event according to the event type, and might inform applications if needed.

6.3 PMD Driver for AVF

Instead of standard kernel drivers in the operating system, an AVF might also be driven by polling mode drivers (such as DPDK).
This section provides a high level description of the software flow used by the polling mode driver.

6.3.1 Initialization/Pre-configure Flow

The PMD driver initialization flow is similar to the regular driver initialization flow described in Section 6.1.

6.3.1.1 PF-VF Capability Exchange

The exchange behavior obeys the rule defined in Section 6.1.1. A PF or AVF driver supporting polling mode should expose the VIRTCHNL_VF_OFFLOAD_RX_POLLING capability.
6.3.2 Tx and Rx Initialization

The PMD Tx and Rx initialization flow is similar to the regular driver initialization flow described in Section 6.1.2.
The association of queues to interrupts, and interrupt enable steps are skipped.

6.3.3 Receive and Transmit Flows

After device start up, the device is ready to receive and transmit packets.
AVF drivers can read/write transmit and receive registers (see Section 7.2.4) directly. If interrupt mode is enabled, interrupt enable/disable can be done by setting VF interrupts registers directly (see Section 7.2.2).

Rx burst and Tx burst are the basic receive and transmit functions in the PMD. They access the Rx and Tx descriptors directly without interrupts to quickly receive, process and deliver packets in the user's application. These are burst-oriented functions, thus multiple buffers can be allocated, and sometimes freed, at once, removing per-packet overhead. The burst size depends on the application.

In the Rx_burst and Tx_burst functions, there are some threshold parameters that are introduced to reduce overhead, such as:

- rx_free_thresh — Max free Rx descriptors to hold. Used to define when the Rx tail should be updated.
- tx_rs_thresh — Used to define if RS bit should be set in Tx descriptors.
- tx_free_thresh — Start freeing Tx buffers if there are less free descriptors than this value.
6.3.3.1 Receive Burst

Figure 6-1 shows the receive burst flow in the PMD driver.

**Figure 6-1 Receive Burst Flow**

- Rx burst
- Check 1 descriptor status
  - DD?
    - Y
      - Copy descriptor data to buffer referenced in S/W ring
      - Copy buffer pointer from S/W ring to Rx packet list to return to application
      - Allocate 1 new buffer
      - Write descriptor with new buffer address
    - N
  - DD?
    - Y
      - More packets to send?
      - Update tail pointer
      - Update tail pointer?
      - N
      - Return # of Tx pkts
    - N
      - Return # of Tx pkts
6.3.3.2 Transmit Burst Flow

6.3.4 DPDK Forwarding Application Example

The DPDK environment for packet processing applications allows for two models, run-to-completion and pipe-line:

- In the run-to-completion model, a port’s Rx descriptor ring is polled for packets through an API. Packets are then processed on the same core and placed on a port’s Tx descriptor ring through an API for transmission. In this synchronous model, each logical core assigned to the DPDK executes a packet processing.
- In the pipe-line model, one core polls one or more port’s Rx descriptor ring through an API. Packets are received and passed to another core via a ring. The other core continues to process the packet which then might be placed on a port’s Tx descriptor ring through an API for transmission.

Avoiding lock contention is a key issue in a multi-core environment. To address this issue, PMDs are designed to work with per-core private resources as much as possible. For example, a PMD maintains a separate transmit queue per-core, per-port.

Figure 6-3 shows a simple forward application example in run-to-completion model.
1. Initialization.
   a. Init memory zones, pools and devices.
   b. Setup device queues and start devices.
   c. Start packet forwarding application.
2. Packet reception (Rx).
   a. Poll devices’ Rx queues and receive packets in bursts.
   b. Allocate new Rx buffers from per queue memory pools to stuff into descriptors.
3. Packet transmission (Tx).
   a. Transmit the received packets from Rx.
   b. Free the buffers that we used to store the packets.
7.0 Device Registers - VF

7.1 BAR0 Registers Summary

Table 7-1. BAR0 Registers Summary

<table>
<thead>
<tr>
<th>Offset / Alias Offset</th>
<th>Abbreviation</th>
<th>Name</th>
<th>Section</th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
<td><strong>VF - General Registers</strong></td>
<td></td>
<td></td>
</tr>
<tr>
<td>0x00000800</td>
<td>VFGEN_RSTAT</td>
<td>VF Reset Status</td>
<td>Section 7.2.1.1</td>
</tr>
<tr>
<td></td>
<td><strong>VF - Interrupts</strong></td>
<td></td>
<td></td>
</tr>
<tr>
<td>0x000005C00</td>
<td>VFINT_DYN_CTL0</td>
<td>VF Interrupt Dynamic Control Zero</td>
<td>Section 7.2.2.1</td>
</tr>
<tr>
<td>0x00003800 + 0x4*n,</td>
<td>VFINT_DYN_CTLN[n]</td>
<td>VF Interrupt Dynamic Control N</td>
<td>Section 7.2.2.2</td>
</tr>
<tr>
<td>n=0...63</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>0x000004C00 + 0x4*n,</td>
<td>VFINT_ITR0[n]</td>
<td>VF Interrupt Throttling Zero</td>
<td>Section 7.2.2.3</td>
</tr>
<tr>
<td>n=0...2</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>0x00002800 + 0x4*n +</td>
<td>VFINT_ITRN[n,m]</td>
<td>VF Interrupt Throttling N</td>
<td>Section 7.2.2.4</td>
</tr>
<tr>
<td>0xC*m, n=0...2, m=0...63</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td></td>
<td><strong>VF - Control Queues</strong></td>
<td></td>
<td></td>
</tr>
<tr>
<td>0x000007C00</td>
<td>VF_ATQBAL</td>
<td>VF MailBox Transmit Queue Base Address Low</td>
<td>Section 7.2.3.1</td>
</tr>
<tr>
<td>0x000007800</td>
<td>VF_ATQBAH</td>
<td>VF MailBox Transmit Queue Base Address High</td>
<td>Section 7.2.3.2</td>
</tr>
<tr>
<td>0x000006B00</td>
<td>VF_ATQLEN</td>
<td>VF MailBox Transmit Queue Length</td>
<td>Section 7.2.3.3</td>
</tr>
<tr>
<td>0x000006400</td>
<td>VF_ATQH</td>
<td>VF MailBox Transmit Head</td>
<td>Section 7.2.3.4</td>
</tr>
<tr>
<td>0x000008400</td>
<td>VF_ATQT</td>
<td>VF MailBox Transmit Tail</td>
<td>Section 7.2.3.5</td>
</tr>
<tr>
<td>0x000006C00</td>
<td>VF_ARQBAL</td>
<td>VF MailBox Receive Queue Base Address Low</td>
<td>Section 7.2.3.6</td>
</tr>
<tr>
<td>0x000006000</td>
<td>VF_ARQBAH</td>
<td>VF MailBox Receive Queue Base Address High</td>
<td>Section 7.2.3.7</td>
</tr>
<tr>
<td>0x000008000</td>
<td>VF_ARQLEN</td>
<td>VF MailBox Receive Queue Length</td>
<td>Section 7.2.3.8</td>
</tr>
<tr>
<td>0x000007400</td>
<td>VF_ARQH</td>
<td>VF MailBox Receive Head</td>
<td>Section 7.2.3.9</td>
</tr>
<tr>
<td>0x000007000</td>
<td>VF_ARQT</td>
<td>VF MailBox Receive Tail</td>
<td>Section 7.2.3.10</td>
</tr>
<tr>
<td></td>
<td><strong>VF - LAN Transmit and Receive Registers</strong></td>
<td></td>
<td></td>
</tr>
<tr>
<td>0x000000000 + 0x4*QTX,</td>
<td>QTX_TAIL[QTX]</td>
<td>Transmit Queue Tail</td>
<td>Section 7.2.4.1</td>
</tr>
<tr>
<td>QTX=0...255</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>0x000002000 + 0x4*QRX,</td>
<td>QRX_TAIL[QRX]</td>
<td>Receive Queue Tail</td>
<td>Section 7.2.4.2</td>
</tr>
<tr>
<td>QRX=0...255</td>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>
7.2 Detailed Register Description - VF BAR0

7.2.1 VF - General Registers

This section describes the registers allocated to a VF for generic control and status. These registers are tied to the VF and are not dependent of any resource allocation.

7.2.1.1 VF Reset Status - VFGEN_RSTAT (0x00008800; RW)

<table>
<thead>
<tr>
<th>Field</th>
<th>Bit(s)</th>
<th>Init.</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>VFR_STATE</td>
<td>1:0</td>
<td>0x0</td>
<td>The VFR state defines the VFR reset progress as follows:</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td>00b = VFR in progress.</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td>01b = VFR completed.</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td>10b, 11b = Reserved.</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td>This field is used to communicate the reset progress to the VF with no impact on</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td>hardware functionality.</td>
</tr>
<tr>
<td>RSVD</td>
<td>31:2</td>
<td>0x0</td>
<td>Reserved.</td>
</tr>
</tbody>
</table>

7.2.2 VF - Interrupts

7.2.2.1 VF Interrupt Dynamic Control Zero - VFINT_DYN_CTL0 (0x00005C00; RW)

<table>
<thead>
<tr>
<th>Field</th>
<th>Bit(s)</th>
<th>Init.</th>
<th>Access Type</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>INTENA</td>
<td>0</td>
<td>0b</td>
<td>RW</td>
<td>Interrupt Enable.</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
<td>1b = Interrupt is enabled.</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
<td>0b = Interrupt is disabled.</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
<td>This bit is meaningful only if the INTENA_MSK flag in this register is not set.</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Note that INTENA and the WB_ON_ITR flags are mutually exclusive.</td>
</tr>
<tr>
<td>CLEARPBA</td>
<td>1</td>
<td>0b</td>
<td>RW1C</td>
<td>When setting this bit, the matched PBA bit is cleared. This bit is auto-cleared by hardware.</td>
</tr>
<tr>
<td>SWINT_TRIG</td>
<td>2</td>
<td>0b</td>
<td>RW1C</td>
<td>Trigger Software Interrupt. When the bit is set, a software interrupt is triggered. This bit is auto-cleared by hardware.</td>
</tr>
<tr>
<td>ITR_INDX</td>
<td>4:3</td>
<td>0x0</td>
<td>RW1C</td>
<td>This field define the ITR Index to be updated as follows. It is auto-cleared by hardware:</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
<td>00b = ITR0.</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
<td>01b = ITR1.</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
<td>10b = ITR2.</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
<td>11b = No ITR update.</td>
</tr>
<tr>
<td>INTERVAL</td>
<td>16:5</td>
<td>0x0</td>
<td>RW1C</td>
<td>The interval for the ITR defined by the ITR_INDX in this register. It is auto-cleared by hardware.</td>
</tr>
<tr>
<td>RSVD</td>
<td>23:17</td>
<td>0x0</td>
<td>RSV</td>
<td>Reserved.</td>
</tr>
<tr>
<td>SW_ITR_INDEX_ENA</td>
<td>24</td>
<td>0b</td>
<td>RW1C</td>
<td>This flag enables the programming of the SW_ITR_INDEX in this register. This flag is auto cleared by hardware.</td>
</tr>
</tbody>
</table>
### 7.2.2.2 VF Interrupt Dynamic Control N - VFINT_DYN_CTLN[n]

(0x00003800 + 0x4*n, n=0...63; RW)

<table>
<thead>
<tr>
<th>Field</th>
<th>Bit(s)</th>
<th>Init.</th>
<th>Access Type</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>SW_ITR_INDEX</td>
<td>26:25</td>
<td>0x0</td>
<td>RW</td>
<td>ITR Index of the Software Interrupt: 00b = ITR0. 01b = ITR1. 10b = ITR2. 11b = NoITR. When programming this field, the SW_ITR_INDEX_ENA flag in this register should be set as well.</td>
</tr>
<tr>
<td>RSVD</td>
<td>29:27</td>
<td>0x0</td>
<td>RSV</td>
<td>Reserved.</td>
</tr>
<tr>
<td>WB_ON_ITR</td>
<td>30</td>
<td>0b</td>
<td>RW</td>
<td>When this bit is set, ITR expiration triggers write back of completed descriptors without an interrupt. Note that INTENA and the WB_ON_ITR flags are mutually exclusive.</td>
</tr>
<tr>
<td>INTENA_MSK</td>
<td>31</td>
<td>0b</td>
<td>RW1C</td>
<td>When the INTENA_MSK bit is set, the INTENA setting does not impact the device setting. This bit is auto-cleared by hardware.</td>
</tr>
<tr>
<td>SW_ITR_INDEX</td>
<td>26:25</td>
<td>0x0</td>
<td>RW</td>
<td>ITR Index of the Software Interrupt: 00b = ITR0. 01b = ITR1. 10b = ITR2. 11b = NoITR. When programming this field, the SW_ITR_INDEX_ENA flag in this register should be set as well.</td>
</tr>
<tr>
<td>WB_ON_ITR</td>
<td>30</td>
<td>0b</td>
<td>RW</td>
<td>When this bit is set, ITR expiration triggers write back of completed descriptors without an interrupt. Note that INTENA and the WB_ON_ITR flags are mutually exclusive.</td>
</tr>
</tbody>
</table>

<table>
<thead>
<tr>
<th>Field</th>
<th>Bit(s)</th>
<th>Init.</th>
<th>Access Type</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>INTENA_MSK</td>
<td>31</td>
<td>0b</td>
<td>RW1C</td>
<td>When the INTENA_MSK bit is set, the INTENA setting does not impact the device setting. This bit is auto-cleared by hardware.</td>
</tr>
</tbody>
</table>

### Field Descriptions

- **INTENA**: 0b = Interrupt is disabled. 1b = Interrupt is enabled. This bit is meaningful only if the INTENA_MSK flag in this register is not set. Note that INTENA and the WB_ON_ITR flags are mutually exclusive.
- **CLEARPBA**: When setting this bit the matched PBA bit is cleared. This bit is auto-cleared by hardware.
- **SWINT_TRIG**: Trigger Software Interrupt. When the bit is set, a software interrupt is triggered. This bit is auto-cleared by hardware.
- **ITR_INDEX**: This field defines the ITR index to be updated as follows. It is auto-cleared by hardware: 00b = ITR0. 01b = ITR1. 10b = ITR2. 11b = No ITR update.
- **INTERVAL**: The interval for the ITR defined by the ITR_INDEX in this register. It is auto-cleared by hardware.
- **RSVD**: Reserved.
- **SW_ITR_INDEX_ENA**: This flag enables the programming of the SW_ITR_INDEX in this register. This flag is auto cleared by hardware.
- **SW_ITR_INDEX**: ITR Index of the Software Interrupt: 00b = ITR0. 01b = ITR1. 10b = ITR2. 11b = NoITR. When programming this field, the SW_ITR_INDEX_ENA flag in this register should be set as well.
- **RSVD**: Reserved.

336311-002 AVF Driver
Revision 1.0 HAS
February 2018
### 7.2.2.3 VF Interrupt Throttling Zero - VFINT_ITR0[n] (0x00004C00 + 0x4*n, n=0...2; RW)

<table>
<thead>
<tr>
<th>Field</th>
<th>Bit(s)</th>
<th>Init.</th>
<th>Access Type</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>INTERVAL</td>
<td>11:0</td>
<td>0x0</td>
<td>RW1C</td>
<td>ITR 'n' interval, while 'n' is the register index = 0,1,2 for the three ITRs per interrupt. It is defined in $2 \mu$s units enabling interval range from zero to $8160 \mu$s (0xFF0). Setting the INTERVAL to zero enable immediate interrupt. This register can be programmed also by setting the INTERVAL field in the matched xxINT_DYN_CTLx register.</td>
</tr>
<tr>
<td>RSVD</td>
<td>31:12</td>
<td>0x0</td>
<td>RW</td>
<td>Reserved.</td>
</tr>
</tbody>
</table>

### 7.2.2.4 VF Interrupt Throttling N - VFINT_ITRN[n,m] (0x00002800 + 0x4*n + 0xC*m, n=0...2, m=0...63; RW)

<table>
<thead>
<tr>
<th>Field</th>
<th>Bit(s)</th>
<th>Init.</th>
<th>Access Type</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>INTERVAL</td>
<td>11:0</td>
<td>0x0</td>
<td>RW1C</td>
<td>ITR 'n' interval, while 'n' is the register index = 0,1,2 for the three ITRs per interrupt. It is defined in $2 \mu$s units enabling interval range from zero to $8160 \mu$s (0xFF0). Setting the INTERVAL to zero enable immediate interrupt. This register can be programmed also by setting the INTERVAL field in the matched xxINT_DYN_CTLx register.</td>
</tr>
<tr>
<td>RSVD</td>
<td>31:12</td>
<td>0x0</td>
<td>RW</td>
<td>Reserved.</td>
</tr>
</tbody>
</table>

### 7.2.3 VF - Control Queues

VF exposed control queues.

#### 7.2.3.1 VF MailBox Transmit Queue Base Address Low - VF_ATQBAL (0x00007C00; RW)

This register contains the lower bits of the 64-bit descriptor base address.

<table>
<thead>
<tr>
<th>Field</th>
<th>Bit(s)</th>
<th>Init.</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>ATQBAL_LSB</td>
<td>5:0</td>
<td>0x0</td>
<td>Tied to zero to achieve alignment.</td>
</tr>
<tr>
<td>ATQBAL</td>
<td>31:6</td>
<td>0x0</td>
<td>Transmit Descriptor Base Address Low. Must be 64-byte aligned (together with ATQBAL_LSB).</td>
</tr>
</tbody>
</table>

#### 7.2.3.2 VF MailBox Transmit Queue Base Address High - VF_ATQBAH (0x00007800; RW)

This register contains the higher bits of the 64-bit descriptor base address.

<table>
<thead>
<tr>
<th>Field</th>
<th>Bit(s)</th>
<th>Init.</th>
<th>Access Type</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>ATQBAH</td>
<td>31:0</td>
<td>0x0</td>
<td>RW</td>
<td>Transmit descriptor base address high.</td>
</tr>
</tbody>
</table>
### 7.2.3.3 VF MailBox Transmit Queue Length - VF_ATQLEN (0x00006800; RW)

This register sets the size of the ring. Maximum size is 1024.

<table>
<thead>
<tr>
<th>Field</th>
<th>Bit(s)</th>
<th>Init.</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>ATQLEN</td>
<td>9:0</td>
<td>0x0</td>
<td>Descriptor Ring Length. Maximum size is 1023.</td>
</tr>
<tr>
<td>RESERVED</td>
<td>27:10</td>
<td>0x0</td>
<td>Reserved.</td>
</tr>
<tr>
<td>ATQVFE</td>
<td>28</td>
<td>0b</td>
<td>VF Error. Set by firmware on a PF queue when one of its VFs had an admin queue error.</td>
</tr>
<tr>
<td>ATQOVFL</td>
<td>29</td>
<td>0b</td>
<td>Overflow Error. Set by firmware when a message was lost because there was no room on the queue.</td>
</tr>
<tr>
<td>ATQCRIT</td>
<td>30</td>
<td>0b</td>
<td>Critical Error. This bit is set by firmware when a critical error has been detected on this queue.</td>
</tr>
<tr>
<td>ATQENABLE</td>
<td>31</td>
<td>0b</td>
<td>Enable Bit. Set by the driver to indicate that the queue is active. When setting the enable bit, software should initialize all other fields. This flag is implemented by a FF and cleared by PFR.</td>
</tr>
</tbody>
</table>

### 7.2.3.4 VF MailBox Transmit Head - VF_ATQH (0x00006400; RW)

Transmit queue head pointer. Note that this register might not be implemented.

<table>
<thead>
<tr>
<th>Field</th>
<th>Bit(s)</th>
<th>Init.</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>ATQH</td>
<td>9:0</td>
<td>0x0</td>
<td>Transmit Queue Head Pointer. At queue initialization, software clears the head pointer and during normal operation firmware increments the head following command execution.</td>
</tr>
<tr>
<td>RESERVED</td>
<td>31:10</td>
<td>0x0</td>
<td>Reserved.</td>
</tr>
</tbody>
</table>

### 7.2.3.5 VF MailBox Transmit Tail - VF_ATQT (0x00008400; RW)

Transmit queue tail pointer.

<table>
<thead>
<tr>
<th>Field</th>
<th>Bit(s)</th>
<th>Init.</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>ATQT</td>
<td>9:0</td>
<td>0x0</td>
<td>Transmit Queue Tail. Incremented to indicate that there are new valid descriptors on the ring. Software might only write to this register once both transmit and receive queues are properly initialized. And clear to zero at queue initialization.</td>
</tr>
<tr>
<td>RESERVED</td>
<td>31:10</td>
<td>0x0</td>
<td>Reserved.</td>
</tr>
</tbody>
</table>

### 7.2.3.6 VF MailBox Receive Queue Base Address Low - VF_ARQBAL (0x00006C00; RW)

This register contains the lower bits of the 64-bit descriptor base address.

<table>
<thead>
<tr>
<th>Field</th>
<th>Bit(s)</th>
<th>Init.</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>ARQBAL_LSB</td>
<td>5:0</td>
<td>0x0</td>
<td>Tied to zero to achieve alignment.</td>
</tr>
<tr>
<td>ARQBAL</td>
<td>31:6</td>
<td>0x0</td>
<td>Transmit Descriptor Base Address Low. Must be 64-byte aligned (together with ATQBAL_LSB).</td>
</tr>
</tbody>
</table>
7.2.3.7 **VF MailBox Receive Queue Base Address High - VF_ARQBAH (0x00006000; RW)**

This register contains the higher bits of the 64-bit descriptor base address.

<table>
<thead>
<tr>
<th>Field</th>
<th>Bit(s)</th>
<th>Init.</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>ARQBAH</td>
<td>31:0</td>
<td>0x0</td>
<td>Transmit descriptor base address high.</td>
</tr>
</tbody>
</table>

7.2.3.8 **VF MailBox Receive Queue Length - VF_ARQLEN (0x00008000; RW)**

This register sets the size of the ring. Maximum size is 1024.

<table>
<thead>
<tr>
<th>Field</th>
<th>Bit(s)</th>
<th>Init.</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>ARQLEN</td>
<td>9:0</td>
<td>0x0</td>
<td>Descriptor Ring Length. Maximum size is 1023.</td>
</tr>
<tr>
<td>RESERVED</td>
<td>27:10</td>
<td>0x0</td>
<td>Reserved.</td>
</tr>
<tr>
<td>ARQVFE</td>
<td>28</td>
<td>0b</td>
<td>VF Error. Set by firmware on a PF queue when one of its VFs had an admin queue error.</td>
</tr>
<tr>
<td>ARQOVFL</td>
<td>29</td>
<td>0b</td>
<td>Overflow Error. Set by firmware when a message was lost because there was no room on the queue.</td>
</tr>
<tr>
<td>ARQCRIT</td>
<td>30</td>
<td>0b</td>
<td>Critical Error. This bit is set by firmware when a critical error has been detected on this queue.</td>
</tr>
<tr>
<td>ARQENABLE</td>
<td>31</td>
<td>0b</td>
<td>Enable Bit. Set by the driver to indicate that the queue is active. When setting the enable bit, software should initialize all other fields. This flag is implemented by a FF and cleared by PFR.</td>
</tr>
</tbody>
</table>

7.2.3.9 **VF MailBox Receive Head - VF_ARQH (0x00007400; RW)**

Receive queue head pointer. Note that this register might not be implemented.

<table>
<thead>
<tr>
<th>Field</th>
<th>Bit(s)</th>
<th>Init.</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>ARQH</td>
<td>9:0</td>
<td>0x0</td>
<td>Receive Queue Head Pointer. At queue initialization, software clears the head pointer and during normal operation firmware increments the head following command execution.</td>
</tr>
<tr>
<td>RESERVED</td>
<td>31:10</td>
<td>0x0</td>
<td>Reserved.</td>
</tr>
</tbody>
</table>

7.2.3.10 **VF MailBox Receive Tail - VF_ARQT (0x00007000; RW)**

Transmit queue tail pointer.

<table>
<thead>
<tr>
<th>Field</th>
<th>Bit(s)</th>
<th>Init.</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>ARQT</td>
<td>9:0</td>
<td>0x0</td>
<td>Transmit Queue Tail. Incremented to indicate that there are new valid descriptors on the ring. Software might only write to this register once both transmit and receive queues are properly initialized. And clear to zero at queue initialization.</td>
</tr>
<tr>
<td>RESERVED</td>
<td>31:10</td>
<td>0x0</td>
<td>Reserved.</td>
</tr>
</tbody>
</table>
7.2.4 VF - LAN Transmit and Receive Registers

**Note:** Although the hardware interface might expose up to 256 queues, in the basic mode, only 4 queues are exposed to the driver.

### 7.2.4.1 Transmit Queue Tail - QTX_TAIL[QTX] (0x00000000 + 0x4*QTX, QTX=0...255; RW)

<table>
<thead>
<tr>
<th>Field</th>
<th>Bit(s)</th>
<th>Init.</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>TAIL</td>
<td>12:0</td>
<td>0x0</td>
<td>The transmit tail defines the first descriptor that software prepares for hardware (it is the last valid descriptor plus one). The tail is a relative descriptor index to the beginning of the transmit descriptor ring.</td>
</tr>
<tr>
<td>RSVD</td>
<td>31:13</td>
<td>0x0</td>
<td>Reserved.</td>
</tr>
</tbody>
</table>

### 7.2.4.2 Receive Queue Tail - QRX_TAIL[QRX] (0x00002000 + 0x4*QRX, QRX=0...255; RW)

<table>
<thead>
<tr>
<th>Field</th>
<th>Bit(s)</th>
<th>Init.</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>TAIL</td>
<td>12:0</td>
<td>0x0</td>
<td>The receive tail defines the first descriptor that software handles to hardware (it is the last valid descriptor plus one). The tail is a relative descriptor index to the beginning of the receive descriptor ring.</td>
</tr>
<tr>
<td>RSVD</td>
<td>31:13</td>
<td>0x0</td>
<td>Reserved.</td>
</tr>
</tbody>
</table>

### 7.3 BAR3 Registers Summary

**Table 7-2. BAR3 Registers Summary**

<table>
<thead>
<tr>
<th>Offset / Alias Offset</th>
<th>Abbreviation</th>
<th>Name</th>
<th>Section</th>
</tr>
</thead>
<tbody>
<tr>
<td>0x00000000...64</td>
<td>MSIX_TADD[n]</td>
<td>MSI-X Message Address Low</td>
<td>Section 7.4.1.1</td>
</tr>
<tr>
<td>0x00000004...64</td>
<td>MSIX_TUADD[n]</td>
<td>MSI-X Message Address High</td>
<td>Section 7.4.1.2</td>
</tr>
<tr>
<td>0x00000008...64</td>
<td>MSIX_TMSG[n]</td>
<td>MSI-X Message Data</td>
<td>Section 7.4.1.3</td>
</tr>
<tr>
<td>0x0000000C...64</td>
<td>MSIX_TVCTRL[n]</td>
<td>MSI-X Vector Control</td>
<td>Section 7.4.1.4</td>
</tr>
<tr>
<td>0x00000800...2</td>
<td>MSIX_PBA[n]</td>
<td>MSI-X PBA Structure</td>
<td>Section 7.4.1.5</td>
</tr>
</tbody>
</table>

### 7.4 Detailed Register Description - VF BAR3

#### 7.4.1 MSI-X Table Registers

This category contains registers in the separate MSI-X BAR.
7.4.1.1 MSI-X Message Address Low - MSIX_TADD[n] (0x00000000 + 0x10*n, n=0...64; RW)

Message address for MSI-X table entries.

<table>
<thead>
<tr>
<th>Field</th>
<th>Bit(s)</th>
<th>Init.</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>MSIXTADD10</td>
<td>1:0</td>
<td>0x0</td>
<td>Message Address. For proper Dword alignment, software must always write zeros to these two bits; otherwise, the result is undefined. The state of these bits after reset must be 0b. These bits are permitted to be read-only or read/write.</td>
</tr>
<tr>
<td>MSIXTADD</td>
<td>31:2</td>
<td>0x0</td>
<td>Message Address. System-specified message lower address. For MSI-X messages, the contents of this field from an MSI-X table entry specifies the lower portion of the Dword-aligned address (AD[31:02]) for the memory write transaction. This field is read/write.</td>
</tr>
</tbody>
</table>

7.4.1.2 MSI-X Message Address High - MSIX_TUADD[n] (0x00000004 + 0x10*n, n=0...64; RW)

Message upper address for MSI-X table entries.

<table>
<thead>
<tr>
<th>Field</th>
<th>Bit(s)</th>
<th>Init.</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>MSIXTUADD</td>
<td>31:0</td>
<td>0x0</td>
<td>Message Upper Address. System-specified message upper address bits. If this field is zero, Single Address Cycle (SAC) messages are used. If this field is non-zero, Dual Address Cycle (DAC) messages are used. This field is read/write.</td>
</tr>
</tbody>
</table>

7.4.1.3 MSI-X Message Data - MSIX_TMSG[n] (0x00000008 + 0x10*n, n=0...64; RW)

Message Data for MSI-X Table Entries

<table>
<thead>
<tr>
<th>Field</th>
<th>Bit(s)</th>
<th>Init.</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>MSIXTMSG</td>
<td>31:0</td>
<td>0x0</td>
<td>Message Data. System-specified message data. For MSI-X messages, the contents of this field from an MSI-X table entry specifies the data driven on AD[31:0] during the memory write transaction's data phase. This field is read/write.</td>
</tr>
</tbody>
</table>

7.4.1.4 MSI-X Vector Control - MSIX_TVCTRL[n] (0x0000000C + 0x10*n, n=0...64; RW)

Vector control for MSI-X table entries.

<table>
<thead>
<tr>
<th>Field</th>
<th>Bit(s)</th>
<th>Init.</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>MASK</td>
<td>0</td>
<td>1b</td>
<td>Mask Bit. When this bit is set, the function is prohibited from sending a message using this MSI-X table entry. However, any other MSI-X table entries programmed with the same vector are still capable of sending an equivalent message unless they are also masked. This bit's state after reset is 1b (entry is masked).</td>
</tr>
<tr>
<td>RESERVED</td>
<td>31:1</td>
<td>0x0</td>
<td>Reserved. After reset, the state of these bits must be 0b. However, for potential future use, software must preserve the value of these reserved bits when modifying the value of other vector control bits. If software modifies the value of these reserved bits, the result is undefined.</td>
</tr>
</tbody>
</table>
7.4.1.5  
**MSI-X PBA Structure - MSIX_PBA[n] (0x00008000 + 0x4*n, n=0...2; RO)**

Pending bits for MSI-X PBA entries.

<table>
<thead>
<tr>
<th>Field</th>
<th>Bit(s)</th>
<th>Init.</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>PENBIT</td>
<td>31:0</td>
<td>0x0</td>
<td>MSI-X Pending Bits. Each bit is set to 1b when the appropriate interrupt request is set and cleared to 0b when the appropriate interrupt request is cleared.</td>
</tr>
</tbody>
</table>

### 7.5  
**Register Subset for Modified Driver**

The kernel AVF driver makes use of the registers previously described. Modified AVF drivers might be written that uses only a subset of the AVF capabilities. For example, a driver that uses only the fast path capability of the hardware and not the control mailbox or a polling mode driver. The tables that follow list which registers are needed to implement such drivers.

#### Table 7-3.  
**BAR0 Registers Usage in Modified Drivers**

<table>
<thead>
<tr>
<th>Offset / Alias Offset</th>
<th>Abbreviation</th>
<th>Section</th>
<th>Fast path</th>
<th>Polling</th>
</tr>
</thead>
<tbody>
<tr>
<td>0x00000000 + 0x4*QTX, QTX=0...255</td>
<td>QTX_TAIL[QTX]</td>
<td>Section 7.2.4.1</td>
<td>Yes</td>
<td>Yes</td>
</tr>
<tr>
<td>0x00020000 + 0x4*QRX, QRX=0...255</td>
<td>QRX_TAIL[QRX]</td>
<td>Section 7.2.4.2</td>
<td>Yes</td>
<td>Yes</td>
</tr>
</tbody>
</table>

**VF - LAN Transmit and Receive Registers**

<table>
<thead>
<tr>
<th>Offset / Alias Offset</th>
<th>Abbreviation</th>
<th>Section</th>
<th>Fast path</th>
<th>Polling</th>
</tr>
</thead>
<tbody>
<tr>
<td>0x0000000000 + 0x4*QTX, QTX=0...255</td>
<td>QTX_TAIL[QTX]</td>
<td>Section 7.2.4.1</td>
<td>Yes</td>
<td>Yes</td>
</tr>
<tr>
<td>0x00020000 + 0x4*QRX, QRX=0...255</td>
<td>QRX_TAIL[QRX]</td>
<td>Section 7.2.4.2</td>
<td>Yes</td>
<td>Yes</td>
</tr>
</tbody>
</table>

#### Table 7-4.  
**BAR3 Registers Usage in Modified Drivers**

<table>
<thead>
<tr>
<th>Offset / Alias Offset</th>
<th>Abbreviation</th>
<th>Section</th>
<th>Fast path</th>
<th>Polling</th>
</tr>
</thead>
<tbody>
<tr>
<td>0x0000000000 + 0x10*n, n=0...64</td>
<td>MSIX_TADD[n]</td>
<td>Section 7.4.1.1</td>
<td>Yes</td>
<td>No</td>
</tr>
<tr>
<td>0x0000000004 + 0x10*n, n=0...64</td>
<td>MSIX_TUADD[n]</td>
<td>Section 7.4.1.2</td>
<td>Yes</td>
<td>No</td>
</tr>
<tr>
<td>0x0000000008 + 0x10*n, n=0...64</td>
<td>MSIX_TMSG[n]</td>
<td>Section 7.4.1.3</td>
<td>Yes</td>
<td>No</td>
</tr>
<tr>
<td>0x000000000C + 0x10*n, n=0...64</td>
<td>MSIX_TVCTRL[n]</td>
<td>Section 7.4.1.4</td>
<td>Yes</td>
<td>No</td>
</tr>
<tr>
<td>0x000008000 + 0x4*n, n=0...2</td>
<td>MSIX_PBA[n]</td>
<td>Section 7.4.1.5</td>
<td>Yes</td>
<td>No</td>
</tr>
</tbody>
</table>
NOTE: This page has been intentionally left blank.
Appendix A Virtual Channel Protocol

/***************************************************************
 *
 * Intel Ethernet Controller XL710 Family Linux Virtual Function Driver
 * Copyright(c) 2013 - 2014 Intel Corporation.
 *
 * This program is free software; you can redistribute it and/or modify it
 * under the terms and conditions of the GNU General Public License,
 * version 2, as published by the Free Software Foundation.
 *
 * This program is distributed in the hope it will be useful, but WITHOUT
 * ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or
 * FITNESS FOR A PARTICULAR PURPOSE. See the GNU General Public License for
 * more details.
 *
 * You should have received a copy of the GNU General Public License along
 * with this program. If not, see <http://www.gnu.org/licenses/>.
 *
 * The full GNU General Public License is included in this distribution in
 * the file called "COPYING".
 *
 * Contact Information:
 * e1000-devel Mailing List <e1000-devel@lists.sourceforge.net>
 * Intel Corporation, 5200 N.E. Elam Young Parkway, Hillsboro, OR 97124-6497
 *
 **************************************************************/

#ifndef _VIRTCHNL_H_
#define _VIRTCHNL_H_
/* Description:
 * This header file describes the VF-PF communication protocol used
 * by the drivers for all devices starting from our 40G product line
 */

#endif

#define _VIRTCHNL_H_

/* Description:
 * This header file describes the VF-PF communication protocol used
 * by the drivers for all devices starting from our 40G product line
 */
Admin queue buffer usage:
desc->opcode is always aqc_opc_send_msg_to_pf
flags, retval, datalen, and data addr are all used normally.
The Firmware copies the cookie fields when sending messages between the
PF and VF, but uses all other fields internally. Due to this limitation,
we must send all messages as "indirect", i.e. using an external buffer.

All the VSI indexes are relative to the VF. Each VF can have maximum of
three VSIs. All the queue indexes are relative to the VSI. Each VF can
have a maximum of sixteen queues for all of its VSIs.

The PF is required to return a status code in v_retval for all messages
except RESET_VF, which does not require any response. The return value
is of status_code type, defined in the shared type.h.

In general, VF driver initialization should roughly follow the order of
these opcodes. The VF driver must first validate the API version of the
PF driver, then request a reset, then get resources, then configure
queues and interrupts. After these operations are complete, the VF
driver may start its queues, optionally add MAC and VLAN filters, and
process traffic.

/* START GENERIC DEFINES
* Need to ensure the following enums and defines hold the same meaning and
* value in current and future projects
*/

/* Error Codes */
enum virthchnl_status_code {
  VIRTHCHNL_STATUS_SUCCESS= 0,
  VIRTHCHNL_ERR_PARAM = -5,
  VIRTHCHNL_STATUS_ERR_OPCODE_MISMATCH= -38,
  VIRTHCHNL_STATUS_ERR_CQP_COMPL_ERROR= -39,
  VIRTHCHNL_STATUS_ERR_INVALID_VF_ID= -40,
};
VIRTCHNL_STATUS_NOT_SUPPORTED= -64,
};

#define VIRTCHNL_LINK_SPEED_100MB_SHIFT 0x1
#define VIRTCHNL_LINK_SPEED_1000MB_SHIFT 0x2
#define VIRTCHNL_LINK_SPEED_10GB_SHIFT 0x3
#define VIRTCHNL_LINK_SPEED_40GB_SHIFT 0x4
#define VIRTCHNL_LINK_SPEED_20GB_SHIFT 0x5
#define VIRTCHNL_LINK_SPEED_25GB_SHIFT 0x6

enum virtchnl_link_speed {
  VIRTCHNL_LINK_SPEED_UNKNOWN= 0,
  VIRTCHNL_LINK_SPEED_100MB = BIT(VIRTCHNL_LINK_SPEED_100MB_SHIFT),
  VIRTCHNL_LINK_SPEED_1GB = BIT(VIRTCHNL_LINK_SPEED_1000MB_SHIFT),
  VIRTCHNL_LINK_SPEED_10GB = BIT(VIRTCHNL_LINK_SPEED_10GB_SHIFT),
  VIRTCHNL_LINK_SPEED_40GB = BIT(VIRTCHNL_LINK_SPEED_40GB_SHIFT),
  VIRTCHNL_LINK_SPEED_20GB = BIT(VIRTCHNL_LINK_SPEED_20GB_SHIFT),
  VIRTCHNL_LINK_SPEED_25GB = BIT(VIRTCHNL_LINK_SPEED_25GB_SHIFT),
};

/* for hsplit_0 field of Rx HMC context */
/* deprecated with AVF 1.0 */
enum virtchnl_rx_hsplit {
  VIRTCHNL_RX_HSPLIT_NO_SPLIT      = 0,
  VIRTCHNL_RX_HSPLIT_SPLIT_L2      = 1,
  VIRTCHNL_RX_HSPLIT_SPLIT_IP      = 2,
  VIRTCHNL_RX_HSPLIT_SPLIT_TCP_UDP = 4,
  VIRTCHNL_RX_HSPLIT_SPLIT SCTP    = 8,
};

/* END GENERIC DEFINES */

/* Opcodes for VF-PF communication. These are placed in the v_opcode field */
/* of the virtchnl_msg structure. */
enum virtchnl_ops {

/* The PF sends status change events to VFs using
* the VIRTCHNL_OP_EVENT opcode.
* VFs send requests to the PF using the other ops.
* Use of "advanced opcode" features must be negotiated as part of capabilities
* exchange and are not considered part of base mode feature set.
*/

VIRTCHNL_OP_UNKNOWN = 0,
VIRTCHNL_OP_VERSION = 1, /* must ALWAYS be 1 */
VIRTCHNL_OP_RESET_VF = 2,
VIRTCHNL_OP_GET_VF_RESOURCES = 3,
VIRTCHNL_OP_CONFIG_TX_QUEUE = 4,
VIRTCHNL_OP_CONFIG_RX_QUEUE = 5,
VIRTCHNL_OP_CONFIG_VSI_QUEUES = 6,
VIRTCHNL_OP_CONFIG_IRQ_MAP = 7,
VIRTCHNL_OP_ENABLE_QUEUES = 8,
VIRTCHNL_OP_DISABLE_QUEUES = 9,
VIRTCHNL_OP_ADD_ETH_ADDR = 10,
VIRTCHNL_OP_DEL_ETH_ADDR = 11,
VIRTCHNL_OP_ADD_VLAN = 12,
VIRTCHNL_OP_DEL_VLAN = 13,
VIRTCHNL_OP_CONFIG_PROMISCUOUS_MODE = 14,
VIRTCHNL_OP_GET_STATS = 15,
VIRTCHNL_OP_RSVD = 16,
VIRTCHNL_OP_EVENT = 17, /* must ALWAYS be 17 */
VIRTCHNL_OP_IWARP = 20, /* advanced opcode */
VIRTCHNL_OP_CONFIG_IWARP_IRQ_MAP = 21, /* advanced opcode */
VIRTCHNL_OP_RELEASE_IWARP_IRQ_MAP = 22, /* advanced opcode */
VIRTCHNL_OP_CONFIG_RSS_KEY = 23,
VIRTCHNL_OP_CONFIG_RSS_LUT = 24,
VIRTCHNL_OP_GET_RSS_HENA_CAPS = 25,
VIRTCHNL_OP_SET_RSS_HENA = 26,
};

/* This macro is used to generate a compilation error if a structure
* is not exactly the correct length. It gives a divide by zero error if the
* structure is not of the correct size, otherwise it creates an enum that is
* never used.
*/
#define VIRTCHNL_CHECK_STRUCT_LEN(n, X) enum virtchnl_static_assert_enum_##X 
   { virtchnl_static_assert_##X = (n)/((sizeof(struct X) == (n)) ? 1 : 0) }

/* Virtual channel message descriptor. This overlays the admin queue
* descriptor. All other data is passed in external buffers.
*/

struct virtchnl_msg {
    u8 pad[8];        /* AQ flags(opcode/len/retval fields */
    enum virtchnl_ops vOpcode; /* avoid confusion with desc->opcode */
    enum virtchnl_status_code vRetVal;  /* ditto for desc->retval */
    u32 vfid;        /* used by PF when sending to VF */
};

VIRTCHNL_CHECK_STRUCT_LEN(20, virtchnl_msg);

/* Message descriptions and data structures.*/

/* VIRTCHNL_OP_VERSION
* VF posts its version number to the PF. PF responds with its version number
* in the same format, along with a return code.
* Reply from PF has its major/minor versions also in param0 and param1.
* If there is a major version mismatch, then the VF cannot operate.
* If there is a minor version mismatch, then the VF can operate but should
* add a warning to the system log.
*
* This enum element MUST always be specified as == 1, regardless of other
* changes in the API. The PF must always respond to this message without
* error regardless of version mismatch.
*/
#define VIRTCHNL_VERSION_MAJOR1
#define VIRTCHNL_VERSION_MINOR1
#define VIRTCHNL_VERSION_MINOR_NO_VF_CAPS0
struct virtchnl_version_info {
    u32 major;
    u32 minor;
};

VIRTCHNL_CHECK_STRUCT_LEN(8, virtchnl_version_info);

#define VF_IS_V10(_v) (((_v)->major == 1) && ((_v)->minor == 0))
#define VF_IS_V11(_ver) (((_ver)->major == 1) && ((_ver)->minor == 1))

/* VIRTCHNL_OP_RESET_VF */
* VF sends this request to PF with no parameters
* PF does NOT respond! VF driver must delay then poll VFGEN_RSTAT register
* until reset completion is indicated. The admin queue must be reinitialized
* after this operation.
*
* When reset is complete, PF must ensure that all queues in all VSIs associated
* with the VF are stopped, all queue configurations in the HMC are set to 0,
* and all MAC and VLAN filters (except the default MAC address) on all VSIs
* are cleared.
*/

/* VSI types that use VIRTCHNL interface for VF-PF communication. VSI_SRIOV */
* vsi_type should always be 6 for backward compatibility. Add other fields
* as needed.
*/
enum virtchnl_vsi_type {
    VIRTCHNL_VSI_TYPE_INVALID = 0,
    VIRTCHNL_VSI_SRIOV = 6,
};

/* VIRTCHNL_OP_GET_VF_RESOURCES */
* Version 1.0 VF sends this request to PF with no parameters
* Version 1.1 VF sends this request to PF with u32 bitmap of its capabilities
* PF responds with an indirect message containing
* virtchnl_vf_resource and one or more
* virtchnl_vsi_resource structures.
*/

struct virtchnl_vsi_resource {
    u16 vsi_id;
    u16 num_queue_pairs;
    enum virtchnl_vsi_type vsi_type;
    u16 qset_handle;
    u8 default_mac_addr[ETH_ALEN];
};

VIRTCHNL_CHECK_STRUCT_LEN(16, virtchnl_vsi_resource);

/* VF offload flags
 * VIRTCHNL_VF_OFFLOAD_L2 flag is inclusive of base mode L2 offloads including
 * TX/RX Checksum offloading and TSO for non-tunneled packets.
 */
#define VIRTCHNL_VF_OFFLOAD_L2 0x00000001
#define VIRTCHNL_VF_OFFLOAD_IWARP 0x00000002
#define VIRTCHNL_VF_OFFLOAD_RSVD 0x00000004
#define VIRTCHNL_VF_OFFLOAD_RSS_AQ 0x00000008
#define VIRTCHNL_VF_OFFLOAD_RSS_REG 0x00000010
#define VIRTCHNL_VF_OFFLOAD_WB_ON_ITR 0x00000020
#define VIRTCHNL_VF_OFFLOAD_VLAN 0x00010000
#define VIRTCHNL_VF_OFFLOAD_RX_POLLING 0x00020000
#define VIRTCHNL_VF_OFFLOAD_RSS_PCTYPE_V2 0x00040000
#define VIRTCHNL_VF_OFFLOAD_RSS_PF 0x00080000
#define VIRTCHNL_VF_OFFLOAD_ENCAP 0x00100000
#define VIRTCHNL_VF_OFFLOAD_ENCAP_CSUM 0x00200000
#define VIRTCHNL_VF_OFFLOAD_RX_ENCAP_CSUM 0x00400000

#define VF_BASE_MODE_OFFLOADS (VIRTCHNL_VF_OFFLOAD_L2 | \  
    VIRTCHNL_VF_OFFLOAD_VLAN | \  
    VIRTCHNL_VF_OFFLOAD_RSS_PF)

struct virtchnl_vf_resource {
u16 num_vsis;
  u16 num_queue_pairs;
  u16 max_vectors;
  u16 max_mtu;

  u32 vf_offload_flags;
  u32 rss_key_size;
  u32 rss_lut_size;

  struct virtchnl_vsi_resource vsi_res[1];
};

VIRTCHNL_CHECK_STRUCT_LEN(36, virtchnl_vf_resource);

/* VIRTCHNL_OP_CONFIG_TX_QUEUE */
* VF sends this message to set up parameters for one TX queue.
* External data buffer contains one instance of virtchnl_txq_info.
* PF configures requested queue and returns a status code.
*/

/* Tx queue config info */
struct virtchnl_txq_info {
  u16 vsi_id;
  u16 queue_id;
  u16 ring_len; /* number of descriptors, multiple of 8 */
  u16 headwb_enabled; /* deprecated with AVF 1.0 */
  u64 dma_ring_addr;
  u64 dma_headwb_addr; /* deprecated with AVF 1.0 */
};

VIRTCHNL_CHECK_STRUCT_LEN(24, virtchnl_txq_info);

/* VIRTCHNL_OP_CONFIG_RX_QUEUE */
* VF sends this message to set up parameters for one RX queue.
* External data buffer contains one instance of virtchnl_rxq_info.
* PF configures requested queue and returns a status code.
/* Rx queue config info */
struct virtchnl_rxq_info {
    u16 vsi_id;
    u16 queue_id;
    u32 ring_len; /* number of descriptors, multiple of 32 */
    u16 hdr_size;
    u16 splithdr_enabled; /* deprecated with AVF 1.0 */
    u32 databuffer_size;
    u32 max_pkt_size;
    u32 pad1;
    u64 dma_ring_addr;
    enum virtchnl_rx_hsplit rx_split_pos; /* deprecated with AVF 1.0 */
    u32 pad2;
};

VIRTCHNL_CHECK_STRUCT_LEN(40, virtchnl_rxq_info);

/* VIRTCHNL_OP_CONFIG_VSI_QUEUES */
/* VF sends this message to set parameters for all active TX and RX queues */
/* associated with the specified VSI. */
/* PF configures queues and returns status. */
/* If the number of queues specified is greater than the number of queues */
/* associated with the VSI, an error is returned and no queues are configured. */
struct virtchnl_queue_pair_info {
    /* NOTE: vsi_id and queue_id should be identical for both queues. */
    struct virtchnl_txq_info txq;
    struct virtchnl_rxq_info rxq;
};

VIRTCHNL_CHECK_STRUCT_LEN(64, virtchnl_queue_pair_info);

struct virtchnl_vsi_queue_config_info {
    u16 vsi_id;
};
u16 num_queue_pairs;
  u32 pad;
  struct virtchnl_queue_pair_info qpair[1];

};

VIRTCHNL_CHECK_STRUCT_LEN(72, virtchnl_vsi_queue_config_info);

/* VIRTCHNL_OP_CONFIG_IRQ_MAP  
* VF uses this message to map vectors to queues. 
* The rxq_map and txq_map fields are bitmaps used to indicate which queues 
* are to be associated with the specified vector. 
* The "other" causes are always mapped to vector 0. 
* PF configures interrupt mapping and returns status. 
*/
struct virtchnl_vector_map {
  u16 vsi_id;
  u16 vector_id;
  u16 rxq_map;
  u16 txq_map;
  u16 rxitr_idx;
  u16 txitr_idx;
};

VIRTCHNL_CHECK_STRUCT_LEN(12, virtchnl_vector_map);

struct virtchnl_irq_map_info {
  u16 num_vectors;
  struct virtchnl_vector_map vecmap[1];
};

VIRTCHNL_CHECK_STRUCT_LEN(14, virtchnl_irq_map_info);

/* VIRTCHNL_OP_ENABLE_QUEUES 
* VIRTCHNL_OP_DISABLE_QUEUES  
* VF sends these message to enable or disable TX/RX queue pairs. 
* The queues fields are bitmaps indicating which queues to act upon. 
*/
* (Currently, we only support 16 queues per VF, but we make the field
* u32 to allow for expansion.)
* PF performs requested action and returns status.
*/

struct virtchnl_queue_select {
    u16 vsi_id;
    u16 pad;
    u32 rx_queues;
    u32 tx_queues;
};

VIRTCHNL_CHECK_STRUCT_LEN(12, virtchnl_queue_select);

/* VIRTCHNL_OP_ADD_ETH_ADDR
 * VF sends this message in order to add one or more unicast or multicast
 * address filters for the specified VSI.
 * PF adds the filters and returns status.
 */

/* VIRTCHNL_OP_DEL_ETH_ADDR
 * VF sends this message in order to remove one or more unicast or multicast
 * filters for the specified VSI.
 * PF removes the filters and returns status.
 */

struct virtchnl_ether_addr {
    u8 addr[ETH_ALEN];
    u8 pad[2];
};

VIRTCHNL_CHECK_STRUCT_LEN(8, virtchnl_ether_addr);

struct virtchnl_ether_addr_list {
    u16 vsi_id;
    u16 num_elements;
    struct virtchnl_ether_addr_list[1];
}
};

VIRTCHNL_CHECK_STRUCT_LEN(12, virtchnl_ether_addr_list);

/* VIRTCHNL_OP_ADD_VLAN
 * VF sends this message to add one or more VLAN tag filters for receives.
 * PF adds the filters and returns status.
 * If a port VLAN is configured by the PF, this operation will return an
 * error to the VF.
 */

/* VIRTCHNL_OP_DEL_VLAN
 * VF sends this message to remove one or more VLAN tag filters for receives.
 * PF removes the filters and returns status.
 * If a port VLAN is configured by the PF, this operation will return an
 * error to the VF.
 */

struct virtchnl_vlan_filter_list {
    u16 vsi_id;
    u16 num_elements;
    u16 vlan_id[1];
};

VIRTCHNL_CHECK_STRUCT_LEN(6, virtchnl_vlan_filter_list);

/* VIRTCHNL_OP_CONFIG_PROMISCUOUS_MODE
 * VF sends VSI id and flags.
 * PF returns status code in retval.
 * Note: we assume that broadcast accept mode is always enabled.
 */

struct virtchnl_promisc_info {
    u16 vsi_id;
    u16 flags;
};
VIRTCHNL_CHECK_STRUCT_LEN(4, virtchnl_promisc_info);

#define FLAG_VF_UNICAST_PROMISC 0x00000001
#define FLAG_VF_MULTICAST_PROMISC 0x00000002

/* VIRTCHNL_OP_GET_STATS
 * VF sends this message to request stats for the selected VSI. VF uses
 * the virtchnl_queue_select struct to specify the VSI. The queue_id
 * field is ignored by the PF.
 * *
 * PF replies with struct eth_stats in an external buffer.
 */

/* VIRTCHNL_OP_CONFIG_RSS_KEY
 * VIRTCHNL_OP_CONFIG_RSS_LUT
 * VF sends these messages to configure RSS. Only supported if both PF
 * and VF drivers set the VIRTCHNL_VF_OFFLOAD_RSS_PF bit during
 * configuration negotiation. If this is the case, then the RSS fields in
 * the VF resource struct are valid.
 * Both the key and LUT are initialized to 0 by the PF, meaning that
 * RSS is effectively disabled until set up by the VF.
 */

struct virtchnl_rss_key {
    u16 vsi_id;
    u16 key_len;
    u8 key[1]; /* RSS hash key, packed bytes */
};

VIRTCHNL_CHECK_STRUCT_LEN(6, virtchnl_rss_key);

struct virtchnl_rss_lut {
    u16 vsi_id;
    u16 lut_entries;
    u8 lut[1]; /* RSS lookup table*/
};

VIRTCHNL_CHECK_STRUCT_LEN(6, virtchnl_rss_lut);

/* VIRTCHNL_OP_GET_RSS_HENA_CAPS
 * VIRTCHNL_OP_SET_RSS_HENA
 * VF sends these messages to get and set the hash filter enable bits for RSS.
 * By default, the PF sets these to all possible traffic types that the
 * hardware supports. The VF can query this value if it wants to change the
 * traffic types that are hashed by the hardware.
 */
struct virtchnl_rss_hena {
    u64 hena;
};

VIRTCHNL_CHECK_STRUCT_LEN(8, virtchnl_rss_hena);

/* VIRTCHNL_OP_EVENT
 * PF sends this message to inform the VF driver of events that may affect it.
 * No direct response is expected from the VF, though it may generate other
 * messages in response to this one.
 */
enum virtchnl_event_codes {
    VIRTCHNL_EVENT_UNKNOWN = 0,
    VIRTCHNL_EVENT_LINK_CHANGE,
    VIRTCHNL_EVENT_RESET_IMPENDING,
    VIRTCHNL_EVENT_PF_DRIVER_CLOSE,
};

#define PF_EVENT_SEVERITY_INFO 0
#define PF_EVENT_SEVERITY_CERTAIN_DOOM 255

struct virtchnl_pf_event {
    enum virtchnl_event_codes event;
    union {
        struct {
            enum virtchnl_link_speed link_speed;
            bool link_status;
        };
    }
};
VIRTCHNL_CHECK_STRUCT_LEN(16, virtchnl_pf_event);

/* VIRTCHNL_OP_CONFIG_IWARP_IRQ_MAP
 * VF uses this message to request PF to map IWARP vectors to IWARP queues.
 * The request for this originates from the VF IWARP driver through
 * a client interface between VF LAN and VF IWARP driver.
 * A vector could have an AEQ and CEQ attached to it although
 * there is a single AEQ per VF IWARP instance in which case
 * most vectors will have an INVALID_IDX for aeq and valid idx for ceq.
 * There will never be a case where there will be multiple CEQs attached
 * to a single vector.
 * PF configures interrupt mapping and returns status.
 */

/* HW does not define a type value for AEQ; only for RX/TX and CEQ.
 * In order for us to keep the interface simple, SW will define a
 * unique type value for AEQ.
 */
#define QUEUE_TYPE_PE_AEQ  0x80
#define QUEUE_INVALID_IDX  0xFFFF

struct virtchnl_iwarp_qv_info {
    u32 v_idx; /* msix_vector */
    u16 ceq_idx;
    u16 aeq_idx;
    u8 itr_idx;
};

VIRTCHNL_CHECK_STRUCT_LEN(12, virtchnl_iwarp_qv_info);
struct virtchnl_iwarp_qvlist_info {
    u32 num_vectors;
    struct virtchnl_iwarp_qv_info qv_info[1];
};

VIRTCHNL_CHECK_STRUCT_LEN(16, virtchnl_iwarp_qvlist_info);

/* VF reset states - these are written into the RSTAT register:
 * VFGEN_RSTAT on the VF
 * When the PF initiates a reset, it writes 0
 * When the reset is complete, it writes 1
 * When the PF detects that the VF has recovered, it writes 2
 * VF checks this register periodically to determine if a reset has occurred,
 * then polls it to know when the reset is complete.
 * If either the PF or VF reads the register while the hardware
 * is in a reset state, it will return DEADBEEF, which, when masked
 * will result in 3.
 */
enum virtchnl_vfr_states {
    VIRTCHNL_VFR_INPROGRESS = 0,
    VIRTCHNL_VFR_COMPLETED,
    VIRTCHNL_VFR_VFACTIVE,
};

/**
 * virtchnl_vc_validate_vf_msg
 * @ver: Virtchnl version info
 * @v_opcode: Opcode for the message
 * @msg: pointer to the msg buffer
 * @msglen: msg length
 *
 * validate msg format against struct for each opcode
 */
static inline int virtchnl_vc_validate_vf_msg(struct virtchnl_version_info *ver, u32 v_opcode, u8 *msg, u16 msglen)
{
    bool err_msg_format = false;
    int valid_len = 0;

    /* Validate message length. */
    switch (v_opcode) {
        case VIRTCHNL_OP_VERSION:
            valid_len = sizeof(struct virtchnl_version_info);
            break;
        case VIRTCHNL_OP_RESET_VF:
            break;
        case VIRTCHNL_OP_GET_VF_RESOURCES:
            if (VF_IS_V11(ver))
                valid_len = sizeof(u32);
            break;
        case VIRTCHNL_OP_CONFIG_TX_QUEUE:
            valid_len = sizeof(struct virtchnl_txq_info);
            break;
        case VIRTCHNL_OP_CONFIG_RX_QUEUE:
            valid_len = sizeof(struct virtchnl_rxq_info);
            break;
        case VIRTCHNL_OP_CONFIG_VSI_QUEUES:
            valid_len = sizeof(struct virtchnl_vsi_queue_config_info);
            if (msglen >= valid_len) {
                struct virtchnl_vsi_queue_config_info *vqc =
                    (struct virtchnl_vsi_queue_config_info *)msg;
                valid_len += (vqc->num_queue_pairs *
                    sizeof(struct
                        virtchnl_queue_pair_info));
                if (vqc->num_queue_pairs == 0)
                    err_msg_format = true;
            }
            break;
        case VIRTCHNL_OP_CONFIG_IRQ_MAP:
            valid_len = sizeof(struct virtchnl_irq_map_info);
            if (msglen >= valid_len) {
                

struct virtchnl_irq_map_info *vimi =
  (struct virtchnl_irq_map_info *)msg;
valid_len += (vimi->num_vectors *
    sizeof(struct virtchnl_vector_map));
if (vimi->num_vectors == 0)
  err_msg_format = true;
}
break;
case VIRTCHNL_OP_ENABLE_QUEUES:
case VIRTCHNL_OP_DISABLE_QUEUES:
  valid_len = sizeof(struct virtchnl_queue_select);
  break;
case VIRTCHNL_OP_ADD_ETH_ADDR:
case VIRTCHNL_OP_DEL_ETH_ADDR:
  valid_len = sizeof(struct virtchnl_ether_addr_list);
  if (msglen >= valid_len) {
    struct virtchnl_ether_addr_list *veal =
      (struct virtchnl_ether_addr_list *)msg;
    valid_len += veal->num_elements *
      sizeof(struct virtchnl_ether_addr);
    if (veal->num_elements == 0)
      err_msg_format = true;
  }
  break;
case VIRTCHNL_OP_ADD_VLAN:
case VIRTCHNL_OP_DEL_VLAN:
  valid_len = sizeof(struct virtchnl_vlan_filter_list);
  if (msglen >= valid_len) {
    struct virtchnl_vlan_filter_list *vfl =
      (struct virtchnl_vlan_filter_list *)msg;
    valid_len += vfl->num_elements * sizeof(u16);
    if (vfl->num_elements == 0)
      err_msg_format = true;
  }
  break;
case VIRTCHNL_OP_CONFIG_PROMISCUOUS_MODE:
```c
valid_len = sizeof(struct virtchnl_promisc_info);
break;
case VIRTCHNL_OP_GET_STATS:
    valid_len = sizeof(struct virtchnl_queue_select);
    break;
case VIRTCHNL_OP_IWARP:
    /* These messages are opaque to us and will be validated in
    * the RDMA client code. We just need to check for nonzero
    * length. The firmware will enforce max length restrictions.
    */
    if (msglen)
        valid_len = msglen;
    else
        err_msg_format = true;
    break;
case VIRTCHNL_OP_RELEASE_IWARP_IRQ_MAP:
    break;
case VIRTCHNL_OP_CONFIG_IWARP_IRQ_MAP:
    valid_len = sizeof(struct virtchnl_iwarp_qvlist_info);
    if (msglen >= valid_len) {
        struct virtchnl_iwarp_qvlist_info *qv =
            (struct virtchnl_iwarp_qvlist_info *)msg;
        if (qv->num_vectors == 0) {
            err_msg_format = true;
            break;
        }
        valid_len += ((qv->num_vectors - 1) *
            sizeof(struct virtchnl_iwarp_qv_info));
    }
    break;
case VIRTCHNL_OP_CONFIG_RSS_KEY:
    valid_len = sizeof(struct virtchnl_rss_key);
    if (msglen >= valid_len) {
        struct virtchnl_rss_key *vrk =
            (struct virtchnl_rss_key *)msg;
        valid_len += vrk->key_len - 1;
    }
```
AVF Driver — Virtual Channel Protocol

case VIRTCHNL_OP_CONFIG_RSS_LUT:
    valid_len = sizeof(struct virtchnl_rss_lut);
    if (msglen >= valid_len) {
        struct virtchnl_rss_lut *vrl =
            (struct virtchnl_rss_lut *)msg;
        valid_len += vrl->lut_entries - 1;
    }
    break;

case VIRTCHNL_OP_GET_RSS_HENA_CAPS:
    break;

case VIRTCHNL_OP_SET_RSS_HENA:
    valid_len = sizeof(struct virtchnl_rss_hena);
    break;

/* These are always errors coming from the VF. */

case VIRTCHNL_OP_EVENT:
    case VIRTCHNL_OP_UNKNOWN:
    default:
        return VIRTCHNL_ERR_PARAM;
    }

/* few more checks */

if ((valid_len != msglen) || (err_msg_format))
    return VIRTCHNL_STATUS_ERR_OPCODE_MISMATCH;

return 0;

#endif /* _VIRTCHNL_H_ */