



### Advancing Moore's Law on 2014! Monday, August 11, 2014



#### Rani Borkar – Vice President, Platform Engineering Group

Rani leads the Product Development Group, and will present Intel's 14nm product development vision as manifest in the Broadwell microarchitecture.



#### Mark Bohr – Intel Senior Fellow, Logic Technology Development Mark directs process architecture, development and Integration for Intel's advanced logic technologies, delivering staggering innovations in accord with Moore's Law.



#### Stephan Jourdan – Intel Fellow, Platform Engineering Group Formerly chief architect of Broadwell, Stephan currently directs the definition and architectural development of Intel's SoCs for tablets and phones.



### **Risk Factors**

Today's presentations contain forward-looking statements. All statements made that are not historical facts are subject to a number of risks and uncertainties, and actual results may differ materially. Please refer to our most recent earnings release, Form 10-Q and 10-K filing available for more information on the risk factors that could cause actual results to differ.

If we use any non-GAAP financial measures during the presentations, you will find on our website, intc.com, the required reconciliation to the most directly comparable GAAP financial measure





### A Multi-Year Journey

### Rani Borkar

Vice President, Product Development Group

August 11, 2014



## 14nm and Broadwell Micro-architecture

### Enabling A Broad Spectrum of Leadership Products





**2nd Generation** 

Intel<sup>®</sup> Core<sup>™</sup>

Processor

**3rd Generation** Intel<sup>®</sup> Core<sup>™</sup> Processor

Intel<sup>®</sup> Core<sup>™</sup> Processor

#### 4th Generation Intel<sup>®</sup> Core<sup>™</sup> Processor

#### Ultrabook<sup>™</sup> & 2 in 1

## 2013

# A Multi-Year Journey to Re-invent the Notebook What Was Going On Under the Hood...

2010	2011	2012	2013
Westmere 32nm	Sandy Bridge 32nm	Ivy Bridge 22nm	Haswell 22nm
ULV processors Turbo Integrated Gfx on Package Power Control Unit Power Gates Increased Parallelism & Hyper-Threading	Integrated On-die Gfx More Aggressive Turbo Core/Gfx Power Balancing Platform Power Limits More efficient OoO Engine	22nm Tri-gate Transistor Improved Perf at Low V Configurable TDP Increased 3D Gfx Perf DirectX11 Support	ULT Process Optimization 2X Battery life 20X Idle power reduction Chipset MCP Integration Low Latency Idle States New FIVR Increased Dynamic

Intel<sup>®</sup> Core<sup>TM</sup> Processor Low Power Evolution

# 2014 Broadwell-Y 14nm





# Coming Soon: Intel<sup>®</sup> Core<sup>™</sup> M

- 14nm 2<sup>nd</sup> Gen Tri-Gate Transistors
- TDP Reduction Enabling ≤ 9mm Fanless Designs
- System Optimized Dynamic Power & Thermal Management
- Reduction in SOC Idle Power & Increased Dynamic Operating Range
- 2<sup>nd</sup> Gen FIVR & 3DL Technology
- Next Gen Broadwell Converged Core
- Next Gen Graphics/Media/Display
- Chipset: Lower Power, Voice Usages, Faster Storage

Delivering The Experience of Intel<sup>®</sup> Core<sup>™</sup> In Fanless Form Factors



#### A Multi-Year Journey to Re-invent the Notebook What the Users Will Experience... 2010 2014



#### Intel<sup>®</sup> Core<sup>™</sup> Processor

Thickness: From 26mm to 7.2mm **TDP: 4X Reduction** Graphics: 7X Improvement IA Core: 2X Improvement <sup>1</sup>/<sub>2</sub> the Battery Size & Double the Life



#### Intel<sup>®</sup> Core<sup>™</sup> M

## **Outside-In System Design**



### Innovations Across the Stack

Packaging & Form Factor Optimizations

Efficient Power Delivery

Platform Power/Thermal Mgt.

SoC Power Reductions

14nm Process & Design Co-optimization

## Outside-In System Design



## Innovations Across the Stack

Enabled Board Area Reduction of ~25% Compared to Haswell with 50% Smaller Package

2<sup>nd</sup> Gen FIVR & 3DL for Increased Power Delivery Efficiency & Performance

Enhanced Turbo Boost, Increased Dynamic Operating Range & System Optimized Power/Thermal Management

Adopted Advanced Design Techniques for Aggressive Power Reduction

14nm Design/Process Optimizations Delivered 2X Lower Power than Traditional Scaling

### Intel<sup>®</sup> Core<sup>™</sup> M Processor Improvements



Enables ≤9mm Fanless 2-in1's for the First Time on the Intel Core<sup>™</sup> Roadmap



Greater than 2X reduction in TDP with better performance vs. Haswell-Y



50% Smaller Package (XY), 30% Thinner



60% Lower SOC Idle Power for Increased Battery Life









### 14 nm Technology Announcement

### **Mark Bohr**

Intel Senior Fellow Logic Technology Development

August 11, 2014

## Key Messages

- Intel's 14 nm technology is now qualified and in volume production
- This technology uses 2<sup>nd</sup> generation Tri-gate (FinFET) transistors with industry-leading performance, power, density and cost per transistor
- The lead 14 nm product is a family of processors using the new **Broadwell microarchitecture**
- Intel's 14 nm technology will be used to manufacture a wide range of products, from high performance to low power



### Minimum Feature Size

	22 nm Node	14 nm Node	Scale
Transistor Fin Pitch	60	42	.70x
Transistor Gate Pitch	90	70	.78x
Interconnect Pitch	80	52	.65x
	nm	nm	

### Intel Has Developed a True 14 nm Technology with Good Dimensional Scaling







22 nm Process

14 nm Process







Tighter Fin Pitch for Improved Density





22 nm Process

14 nm Process

Taller and Thinner Fins for Increased Drive Current and Performance

#### 42 nm height





22 nm Process

14 nm Process

Reduced Number of Fins for Improved Density and Lower Capacitance 42 nm height







22 nm 1<sup>st</sup> Generation **Tri-gate Transistor** 

14 nm 2<sup>nd</sup> Generation **Tri-gate Transistor** 









22 nm 1<sup>st</sup> Generation **Tri-gate Transistor** 



14 nm 2<sup>nd</sup> Generation **Tri-gate Transistor** 







### Interconnects

#### 22 nm Process



80 nm minimum pitch

#### 14 nm Process



52 nm (0.65x) minimum pitch

52 nm Interconnect Pitch Provides Better-than-normal Interconnect Scaling



## SRAM Memory Cells

#### 22 nm Process



#### 14 nm Process



#### .0588 um<sup>2</sup>

(0.54x area scaling)

.108 um<sup>2</sup>

(Used on CPU products)

14 nm Design Rules + 2<sup>nd</sup> Generation Tri-gate Transistor Provides Industry-leading SRAM Density



### Transistor Performance vs. Leakage



Higher Transistor Performance (switching speed)

14 nm Transistors Provide Improved Performance and Leakage ...



### Transistor Performance vs. Leakage



... To Support a Wide Range of Products





New technology generations provide improved performance and/or reduced power, but the key benefit is improved performance per watt



## Product Benefits

14 nm BDW-Y delivers >2x improvement in performance per watt

- 2<sup>nd</sup> generation Tri-gate transistors with improved low voltage performance and lower leakage
- Better than normal area scaling
- Extensive design-process co-optimization
- Micro-architecture optimizations for Cdyn reduction



#### Performance per Watt





Logic area continues to scale ~0.53x per generation





In the Past, Others Tended to Have Better Density, but Came Later Than Intel

#### Others based on published information:

45nm: K-L Cheng (TSMC), 2007 IEDM, p. 243 28nm: F. Arnaud (IBM alliance), 2009 IEDM, p. 651 20nm: H. Shang (IBM alliance), 2012 VLSI, p. 129





Intel Continues Scaling at 14 nm While Others Pause to Develop FinFETs

#### Others based on published information:

45nm: K-L Cheng (TSMC), 2007 IEDM, p. 243 28nm: F. Arnaud (IBM alliance), 2009 IEDM, p. 651 20nm: H. Shang (IBM alliance), 2012 VLSI, p. 129 16nm: S. Wu (TSMC), 2013 IEDM, p. 224 10nm: K-I Seo (IBM alliance), 2014 VLSI, p. 14





Intel is Shipping its 2<sup>nd</sup> Generation FinFETs <u>Before Others Ship Their 1<sup>st</sup> Generation</u>

#### Others based on published information:

45nm: K-L Cheng (TSMC), 2007 IEDM, p. 243 28nm: F. Arnaud (IBM alliance), 2009 IEDM, p. 651 20nm: H. Shang (IBM alliance), 2012 VLSI, p. 129 16nm: S. Wu (TSMC), 2013 IEDM, p. 224 10nm: K-I Seo (IBM alliance), 2014 VLSI, p. 14





Intel has Developed a True 14 nm Technology Denser and Earlier Than What Others Call "16 nm" or "14 nm"





45nm: K-L Cheng (TSMC), 2007 IEDM, p. 243 28nm: F. Arnaud (IBM alliance), 2009 IEDM, p. 651 20nm: H. Shang (IBM alliance), 2012 VLSI, p. 129 16nm: S. Wu (TSMC), 2013 IEDM, p. 224 10nm: K-I Seo (IBM alliance), 2014 VLSI, p. 14

Others based on published information:



14 nm Achieves Better-than-Normal Area Scaling with Use of Advanced Double Patterning Techniques







Wafer Cost Increasing Due to Added Masking Steps





Intel 14 nm Continues to Deliver Lower Cost per Transistor

# 14 nm Broadwell SoC Yield Trend



22 nm data are shifted to align date of lead product qual Depicts relative health, lines not to scale

- 14 nm product yield is now in healthy range with further improvements coming
- Process and lead product are qualified and in volume production
- 14 nm manufacturing fabs are located in Oregon (2014), Arizona (2014) and Ireland (2015)
- Production yield and wafer volume are projected to meet the needs of multiple 14 nm product ramps in 1H '15

### Leadership Technologies are Never Easy (at First!)



## Summary

Intel has developed a true 14 nm technology with industry-leading performance, power, density and cost per transistor

- 2<sup>nd</sup> generation Tri-gate transistors
- 42 nm fin pitch
- 70 nm gate pitch
- 52 nm interconnect pitch
- .0588 um<sup>2</sup> SRAM cell

Intel's 14 nm technology will be used to manufacture a wide range of products, from high performance to low power

The 14 nm technology and the lead Broadwell SoC product are now qualified and in volume production



38





### Broadwell Microarchitecture Disclosures

### **Stephan Jourdan**

Intel Fellow Director, System-on-Chip Architecture Platform Engineering Group

August 11, 2014

### Agenda: Broadwell Micro-architecture

The Fanless Challenge

The Journey to Fanless

Broadwell Converged Core Improvements

Graphics/Media/Display







Delivering the Intel<sup>®</sup> Core<sup>™</sup> Processor Experience in Fanless Form Factors

- Performance, Responsiveness, Battery Life, Ecosystem, etc.
- Embraced Outside-In Approach



### The Fanless Challenge: 8-10mm, 10.1" Display, Fanless Designs Allow 3-5W Operations



#### SoC Sustainable Power Depends on: Display Size (X and Y dimensions)

- **Chassis Z-height** 2.
- Chassis material and target skin temp 3.
- Ambient temp 4.

Metal chassis, 41C T<sub>skin</sub>, 25C T<sub>Ambient</sub>



### The Fanless Challenge: Delivering the Intel<sup>®</sup> Core<sup>™</sup> Processor Experience in Fanless Form Factors

- 1. Maintaining Peak Burst Capability
- 2. Providing Power / Perf Efficiency

Normalized Performance





### The Journey to Fanless:

- 14nm Process & Design Co-optimization
- Packaging and Form Factor Innovations
- Ind Gen FIVR and 3DL Technology
- Enhanced Power Management
- Aggressive Power Reduction



## The Journey to Fanless:

- 14nm Process & Design Co-optimization
- Packaging and Form Factor Innovations
- Ind Gen FIVR and 3DL Technology
- Enhanced Power Management
- Aggressive Power Reduction



46

### Broadwell Y 14nm Design/Process Optimizations Delivered 2x Lower Power than Traditional Scaling

A new process flavor for fanless optimization point for BDW –Y

	Traditional	14nm Broadwell Y Process Flavor	SoC Impact
Capacitance	0.75x	0.65x	25% lower power Enabled by transi scaling and optim
Lower Minimum operating Voltage	Same	10% lower	20% lower power Enabled by lower optimizations
Low Voltage Transistor Performance	Traditionally optimized for high voltage operation	10-15% transistor performance improvement	14nm was optimiz performance
Leakage	0.8x	Optimized for 2X lower leakage	~10% lower powe 14nm natively opt
Area scaling		0.51x (feature neutral) 0.63x (with features)	Enabled by 14nm density



47

#### m design rule and

wer ptimized for BDW-Y

nized for low-voltage

er variation and design

er sistor/interconnect mizations

## The Journey to Fanless:

- 14nm Process & Design Co-optimization
- Packaging and Form Factor Innovations
- Ind Gen FIVR and 3DL Technology
- Enhanced Power Management
- Aggressive Power Reduction



48

# Broadwell Y Platform Enabled Board Area Reduction of ~25% Compared to Haswell

50% Smaller XY

30% Smaller Z

Key Enablers:

- 0.63x scaling due to 14nm
- 0.5mm ball pitch
- 200um PKG Core
- 170um thin die
- 3DL



#### HSW U/Y 40x24x1.5mm

#### BDW-Y 30x16.5x1.04mm



## The Journey to Fanless:

- 14nm Process & Design Co-optimization
- Packaging and Form Factor Innovations
- Ind Gen FIVR and 3DL Technology
- Enhanced Power Management
- Aggressive Power Reduction





## 2<sup>nd</sup> Generation FIVR & 3DL Power Delivery Efficiency

2nd Gen of FIVR enables better efficiency at lower voltages:

- Non-linear Droop Control
- Dual FIVR LVR Mode
- **3DL Modules:**
- Inductors removed from package substrate to modules under the die. Better efficiency and package Z-height reduction





PCB Material Containing Inductors



#### **Broadwell-Y Bottom Side**





## The Journey to Fanless:

- 14nm Process & Design Co-optimization
- Packaging and Form Factor Innovations
- Ind Gen FIVR and 3DL Technology
- Enhanced Power Management
- Aggressive Power Reduction



Enhanced Turbo Boost: Maximizing the Opportunity to Boost While Maintaining System Reliability









## Managing Excursions







# System Optimized Thermal Management: Platform Power Sharing for Optimal Performance

#### Intel Dynamic Power & Thermal Management Framework



Processor

- Temperature
- Power Control
- P/T States



Processor Graphics

- Temperature
- Power Control RP States, EU^



PCH Temperature Power Control\*



Memory

Temperature

Power Control





Battery Charger Charge Rate Control



Skin Thermal Sensor(s) Temperature



Display Brightness Control



System Fan(s) Fine Grained Fan Control



WLAN, **WWAN**  Temperature Power Control\*



55

## The Journey to Fanless:

- 14nm Process & Design Co-optimization
- Packaging and Form Factor Innovations
- Ind Gen FIVR and 3DL Technology
- Enhanced Power Management
- Aggressive Power Reduction





## SoC Power Reduction

Power = Active Power ( $C_{dyn}V^2F$ ) + Leakage Power

**Active Power Reduction:** 

- Design Process co-optimization to reduce minimum operating voltage
- Optimized design methods for Cdyn reduction
- Major re-arch of DDR/IO/PLL/Graphics
- Micro-architecture optimizations for Cdyn reduction in IA, Graphics and PCH
- IA/GT/Cache Lower Operating Frequency Range
- Other algorithmic enhancements (E.g. Dynamic Display voltage resolution)

Leakage Power Reduction:

- **Design Process co-optimization to reduce** minimum operating voltage
- Lowered Tjmax to reduce voltage



# Extending the Efficient Operating Range

#### Voltage/Frequency Curve





**GFX Frequency** 

**GFX Frequency** 

- **DCC: Duty Cycle Control**
- Implemented with HW & graphics driver collaboration



### Intel<sup>®</sup> Core<sup>™</sup> M Processor Improvements



Enables ≤9mm Fanless 2-in1's for the First Time on the Intel Core<sup>™</sup> Roadmap



Greater than 2X reduction in TDP with better performance vs. Haswell-Y



50% Smaller Package (XY), 30% Thinner



60% Lower SOC Idle Power for Increased Battery Life





## Agenda: Broadwell Micro-architecture

The Fanless Challenge

The Journey to Fanless

Broadwell Converged Core Improvements

Graphics/Media/Display







# Broadwell Converged-Core

#### >5% IPC over Haswell

- Larger out-of-order scheduler, Faster store-to-load forwarding
- Larger L2 TLB (1K to 1.5K entries), new dedicated 1GB Page L2 TLB (16 entries)
- 2nd TLB page miss handler for parallel page walks
- Faster floating point multiplier (5 to 3 cycles), Radix-1,024 divider, faster vector Gather
- Improved address prediction for branches and returns
- Targeted cryptography acceleration instruction improvements
- Faster virtualization round-trips

#### **Power efficiency**

- Performance features designed at ~2:1 Performance:Power ratio
- Power gating and design optimization increase efficiency at every operating point





## Agenda: Broadwell Micro-architecture

- The Fanless Challenge
- The Journey to Fanless
- Broadwell Converged Core Improvements
- Graphics/Media/Display









Broadwell Graphics Architecture Provides Faster 3D and Compute Performance **3D / Compute Architectural Enhancements** ideo Fron

- 20% More Computes and 50% Higher Sampler Throughput
- Microarchitecture improvements for Increased Geometry, Z, Pixel Fill Performance
- More Thermal Headroom with 14nm Process
- Scalable Architecture
- Software Enhancements
- Continued Focus on Gaming with support for Direct X\* 11.2 & OpenGL\* 4.3
- OpenCL 1.2 and 2.0 (with Shared Virtual Memory support) for GPU compute



63

Broadwell Graphics Architecture Provides End-to-End 4K Media Experience

Media Architecture Enhancements

- 50% more Media Sampler plus 20% more compute
- Up to 2x Video Quality Engine throughput
- Continued quality and performance improvement for Intel<sup>™</sup> Quick Sync Video Technology.
- Significant power reduction (thus longer battery) provided by the energy efficient 14nm process

#### Display Technology

- Native support for 4K and UHD resolutions
- Improved SoC level power reduction and DPST



(intel)

64

## Key Messages

Multi-year journey to exciting products

14nm provided a tremendous advantage

Embracing outside-in system design

Intel is furiously delivering on our vision with compelling products!







# Legal Disclaimers

• Software and workloads used in performance tests may have been optimized for performance only on Intel microprocessors. Performance tests, such as SYSmark and MobileMark, are measured using specific computer systems, components, software, operations and functions. Any change to any of those factors may cause the results to vary. You should consult other information and performance tests to assist you in fully evaluating your contemplated purchases, including the performance of that product when combined with other products.

• Intel does not control or audit the design or implementation of third party benchmark data or Web sites referenced in this document. Intel encourages all of its customers to visit the referenced Web sites or others where similar performance benchmark data are reported and confirm whether the referenced benchmark data are accurate and reflect performance of systems available for purchase.

• Relative performance for each benchmark is calculated by taking the actual benchmark result for the first platform tested and assigning it a value of 1.0 as a baseline. Relative performance for the remaining platforms tested was calculated by dividing the actual benchmark result for the baseline platform into each of the specific benchmark results of each of the other platforms and assigning them a relative performance number that correlates with the performance improvements reported.

• SPEC, SPECint, SPECfp, SPECrate. SPECpower, and SPECjbb are trademarks of the Standard Performance Evaluation Corporation. See http://www.spec.org for more information.

• Intel<sup>®</sup> Hyper-Threading Technology (Intel<sup>®</sup> HT Technology): Available on select Intel<sup>®</sup> Core<sup>™</sup> processors. Requires an Intel<sup>®</sup> HT Technology-enabled system. Consult your PC manufacturer. Performance will vary depending on the specific hardware and software used. For more information including details on which processors support HT Technology, visit http://www.intel.com/info/hyperthreading.

• Intel<sup>®</sup> Turbo Boost Technology: Requires a system with Intel<sup>®</sup> Turbo Boost Technology. Intel Turbo Boost Technology and Intel Turbo Boost Technology 2.0 are only available on select Intel<sup>®</sup> processors. Consult your system manufacturer. Performance varies depending on hardware, software, and system configuration. For more information, visit http://www.intel.com/go/turbo

• Intel<sup>®</sup> products are not intended for use in medical, life-saving, life-sustaining, critical control, or safety systems, or in nuclear facility applications. All dates and products specified are for planning purposes only and are subject to change without notice.

• Intel product plans in this presentation do not constitute Intel plan of record product roadmaps. Please contact your Intel representative to obtain Intel's current plan of record product roadmaps.

• Copyright © 2013 Intel Corporation. All rights reserved. Intel, the Intel logo, Xeon, Atom and Intel Core are trademarks or registered trademarks of Intel Corporation or its subsidiaries in the United States and other countries.

• All dates and products specified are for planning purposes only and are subject to change without notice

• \*Other names and brands may be claimed as the property of others.

# Legal Disclaimers

•Information In This Document Is Provided In Connection With Intel Products. No License, Express Or Implied, By Estoppel Or Otherwise, To Any Intellectual Property Rights Is Granted By This Document. Except As Provided In Intel's Terms And Conditions Of Sale For Such Products, Intel Assumes No Liability Whatsoever And Intel Disclaims Any Express Or Implied Warranty, Relating To Sale And/Or Use Of Intel Products Including Liability Or Warranties Relating To Fitness For A Particular Purpose, Merchantability, Or Infringement Of Any Patent, Copyright Or Other Intellectual Property Right.

• A "Mission Critical Application" Is Any Application In Which Failure Of The Intel Product Could Result, Directly Or Indirectly, In Personal Injury Or Death. Should You Purchase Or Use Intel's Products For Any Such Mission Critical Application, You Shall Indemnify And Hold Intel And Its Subsidiaries, Subcontractors And Affiliates, And The Directors, Officers, And Employees Of Each, Harmless Against All Claims Costs, Damages, And Expenses And Reasonable Attorneys' Fees Arising Out Of, Directly Or Indirectly, Any Claim Of Product Liability, Personal Injury, Or Death Arising In Any Way Out Of Such Mission Critical Application, Whether Or Not Intel Or ItsSubcontractor Was Negligent In The Design, Manufacture, Or Warning Of The Intel Product Or Any Of Its Parts.

• Intel may make changes to specifications and product descriptions at any time, without notice. Designers must not rely on the absence or characteristics of any features or instructions marked "reserved" or "undefined". Intel reserves these for future definition and shall have no responsibility whatsoever for conflicts or incompatibilities arising from future changes to them . The information here is subject to change without notice. Do not finalize a design with this information.

• The products described in this document may contain design defects or errors known as errata which may cause the product to deviate from published specifications. Current characterized errata are available on request