$\square$



Inte ${ }^{\circ}$ Itanium ${ }^{\circ}$ Architecture Software Developer's Manual Revision 2.3
Volume 3: Intel Itaniumº Instruction Set

# Intel ${ }^{\circledR}$ Itanium ${ }^{\circledR}$ Architecture Software Developer's Manual 

Volume 3: Intel ${ }^{\circledR}$ Itanium ${ }^{\circledR}$ Instruction Set Reference

Revision 2.3
May 2010

THIS DOCUMENT IS PROVIDED "AS IS" WITH NO WARRANTIES WHATSOEVER, INCLUDING ANY WARRANTY OF MERCHANTABILITY, FITNESS FOR ANY PARTICULAR PURPOSE, OR ANY WARRANTY OTHERWISE ARISING OUT OF ANY PROPOSAL, SPECIFICATION OR SAMPLE.
Information in this document is provided in connection with Intel ${ }^{\circledR}$ products. No license, express or implied, by estoppel or otherwise, to any intellectual property rights is granted by this document. Except as provided in Intel's Terms and Conditions of Sale for such products, Intel assumes no liability whatsoever, and Intel disclaims any express or implied warranty, relating to sale and/or use of Intel products including liability or warranties relating to fitness for a particular purpose, merchantability, or infringement of any patent, copyright or other intellectual property right. Intel products are not intended for use in medical, life saving, or life sustaining applications.
Intel may make changes to specifications and product descriptions at any time, without notice.
Designers must not rely on the absence or characteristics of any features or instructions marked "reserved" or "undefined." Intel reserves these for future definition and shall have no responsibility whatsoever for conflicts or incompatibilities arising from future changes to them.
Intel ${ }^{\circledR}$ processors based on the Itanium architecture may contain design defects or errors known as errata which may cause the product to deviate from published specifications. Current characterized errata are available on request.
Contact your local Intel sales office or your distributor to obtain the latest specifications and before placing your product order.
Copies of documents which have an order number and are referenced in this document, or other Intel literature, may be obtained by calling1-800-548-4725, or by visiting Intel's website at http://www.intel.com.
Intel, Itanium, Pentium, VTune and MMX are trademarks or registered trademarks of Intel Corporation or its subsidiaries in the United States and other countries.
Copyright © 1999-2010, Intel Corporation
*Other names and brands may be claimed as the property of others.
Intel ${ }^{\circledR}$ Itanium ${ }^{\circledR}$ Architecture Software Developer's Manual, Rev. 2.3

## Contents

1 About this Manual ..... 3:1
1.1 Overview of Volume 1: Application Architecture ..... 3:1
1.1.1 Part 1: Application Architecture Guide ..... 3:1
1.1.2 Part 2: Optimization Guide for the Intel® Itanium® Architecture ..... 3:1
1.2 Overview of Volume 2: System Architecture ..... 3:2
1.2.1 Part 1: System Architecture Guide ..... 3:2
1.2.2 Part 2: System Programmer's Guide ..... 3:3
1.2.3 Appendices ..... 3:4
1.3 Overview of Volume 3: Intel $®$ Itanium $®$ Instruction Set Reference ..... 3:4
1.4 Overview of Volume 4: IA-32 Instruction Set Reference ..... 3:4
1.5 Terminology ..... 3:5
1.6 Related Documents ..... 3:5
1.7 Revision History ..... 3:6
2 Instruction Reference ..... 3:11
2.1 Instruction Page Conventions ..... 3:11
2.2 Instruction Descriptions ..... 3:13
3 Pseudo-Code Functions ..... 3:281
4 Instruction Formats ..... 3:293
4.1 Format Summary ..... 3:294
4.2 A-Unit Instruction Encodings ..... 3:300
4.2.1 Integer ALU ..... 3:300
4.2.2 Integer Compare ..... 3:302
4.2.3 Multimedia ..... 3:306
$4.3 \quad$ I-Unit Instruction Encodings ..... 3:310
4.3.1 Multimedia and Variable Shifts ..... 3:310
4.3.2 Integer Shifts ..... 3:315
4.3.3 Test Bit ..... 3:316
4.3.4 Miscellaneous I-Unit Instructions ..... 3:318
4.3.5 GR/BR Moves ..... 3:320
4.3.6 GR/Predicate/IP Moves ..... 3:321
4.3.7 GR/AR Moves (I-Unit) ..... 3:321
4.3.8 Sign/Zero Extend/Compute Zero Index ..... 3:322
4.3.9 Test Feature ..... 3:323
4.4 M-Unit Instruction Encodings ..... 3:323
4.4.1 Loads and Stores ..... 3:323
4.4.2 Line Prefetch ..... 3:337
4.4.3 Semaphores ..... 3:338
4.4.4 Set/Get FR ..... 3:339
4.4.5 Speculation and Advanced Load Checks ..... 3:340
4.4.6 Cache/Synchronization/RSE/ALAT ..... 3:341
4.4.7 GR/AR Moves (M-Unit). ..... 3:342
4.4.8 GR/CR Moves ..... 3:343
4.4.9 Miscellaneous M-Unit Instructions ..... 3:344
4.4.10 System/Memory Management ..... 3:345
4.4.11 Nop/Hint (M-Unit) ..... 3:349
4.5 B-Unit Instruction Encodings ..... 3:349
4.5.1 Branches ..... 3:350
4.5.2 Branch Predict/Nop/Hint ..... 3:353
4.5.3 Miscellaneous B-Unit Instructions ..... 3:355
4.6 F-Unit Instruction Encodings ..... 3:356
4.6.1 Arithmetic ..... 3:358
4.6.2 Parallel Floating-point Select ..... 3:359
4.6.3 Compare and Classify ..... 3:359
4.6.4 Approximation ..... 3:361
4.6.5 Minimum/Maximum and Parallel Compare ..... 3:362
4.6.6 Merge and Logical ..... 3:363
4.6.7 Conversion ..... 3:363
4.6.8 Status Field Manipulation ..... 3:364
4.6.9 Miscellaneous F-Unit Instructions ..... 3:365
4.7 X-Unit Instruction Encodings ..... 3:365
4.7.1 Miscellaneous X-Unit Instructions ..... 3:365
4.7.2 Move Long Immediate 64 ..... 3:366
4.7.3 Long Branches ..... 3:367
4.7.4 Nop/Hint (X-Unit) ..... 3:368
4.8 Immediate Formation. ..... 3:368
5 Resource and Dependency Semantics ..... 3:371
5.1 Reading and Writing Resources ..... 3:371
5.2 Dependencies and Serialization ..... 3:371
5.3 Resource and Dependency Table Format Notes ..... 3:372
5.3.1 Special Case Instruction Rules ..... 3:374
5.3.2 RAW Dependency Table ..... 3:374
5.3.3 WAW Dependency Table ..... 3:383
5.3.4 WAR Dependency Table ..... 3:387
5.3.5 Listing of Rules Referenced in Dependency Tables ..... 3:387
5.4 Support Tables ..... 3:389
Index ..... 3:397
Figures
2-1 Add Pointer ..... 3:15
2-2 Stack Frame ..... 3:16
2-3 Operation of br.ctop and br.cexit ..... 3:23
2-4 Operation of br.wtop and br.wexit ..... 3:24
2-5 Deposit Example (merge_form) ..... 3:51
2-6 Deposit Example (zero_form) ..... 3:51
2-7 Extract Example ..... 3:54
2-8 Floating-point Merge Negative Sign Operation ..... 3:80
2-9 Floating-point Merge Sign Operation ..... 3:80
2-10 Floating-point Merge Sign and Exponent Operation ..... 3:80
2-11 Floating-point Mix Left ..... 3:83
2-12 Floating-point Mix Right ..... 3:83
2-13 Floating-point Mix Left-Right ..... 3:83
2-14 Floating-point Pack ..... 3:96
2-15 Floating-point Parallel Merge Negative Sign Operation ..... 3:111
2-16 Floating-point Parallel Merge Sign Operation. ..... 3:111
2-17 Floating-point Parallel Merge Sign and Exponent Operation ..... 3:112
2-18 Floating-point Swap ..... 3:137
2-19 Floating-point Swap Negate Left ..... 3:137
2-20 Floating-point Swap Negate Right ..... 3:138
2-21 Floating-point Sign Extend Left ..... 3:139
2-22 Floating-point Sign Extend Right ..... 3:139
2-23 Function of getf.exp ..... 3:143
2-24 Function of getf.sig ..... 3:143
2-25 Mix Examples ..... 3:170
2-26 Mux1 Operation (8-bit elements) ..... 3:190
2-27 Mux2 Examples (16-bit elements) ..... 3:191
2-28 Pack Operation ..... 3:195
2-29 Parallel Add Examples ..... 3:197
2-30 Parallel Average Example ..... 3:201
2-31 Parallel Average with Round Away from Zero Example ..... 3:202
2-32 Parallel Average Subtract Example ..... 3:204
2-33 Parallel Compare Examples ..... 3:206
2-34 Parallel Maximum Examples ..... 3:209
2-35 Parallel Minimum Examples ..... 3:211
2-36 Parallel Multiply Operation ..... 3:213
2-37 Parallel Multiply and Shift Right Operation ..... 3:214
2-38 Parallel Sum of Absolute Difference Example ..... 3:220
2-39 Parallel Shift Left Examples ..... 3:222
2-40 Parallel Subtract Examples ..... 3:227
2-41 Function of setf.exp ..... 3:242
2-42 Function of setf.sig. ..... 3:242
2-43 Shift Left and Add Pointer ..... 3:246
2-44 Shift Right Pair ..... 3:248
2-45 Unpack Operation ..... 3:271
4-1 Bundle Format ..... 3:293
Tables
2-1 Instruction Page Description. ..... 3:11
2-2 Instruction Page Font Conventions ..... 3:11
2-3 Register File Notation ..... 3:12
2-4 C Syntax Differences ..... 3:12
2-5 Pervasive Conditions Not Included in Instruction Description Code. ..... 3:13
2-6 Branch Types ..... 3:20
2-7 Branch Whether Hint ..... 3:25
2-8 Sequential Prefetch Hint. ..... 3:25
2-9 Branch Cache Deallocation Hint ..... 3:25
2-10 Long Branch Types ..... 3:30
2-11 IP-relative Branch Predict Whether Hint ..... 3:32
2-12 Indirect Branch Predict Whether Hint ..... 3:32
2-13 Importance Hint ..... 3:32
2-14 ALAT Clear Completer. ..... 3:35
2-15 Comparison Types. ..... 3:39
2-16 64-bit Comparison Relations for Normal and unc Compares ..... 3:40
2-17 64-bit Comparison Relations for Parallel Compares. ..... 3:40
2-18 Immediate Range for 32-bit Compares ..... 3:43
2-19 Memory Compare and Exchange Size ..... 3:46
2-20 Compare and Exchange Semaphore Types. ..... 3:46
2-21 Result Ranges for czx ..... 3:49
2-22 Specified pc Mnemonic Values ..... 3:56
2-23 sf Mnemonic Values ..... 3:56
2-24 Floating-point Class Relations ..... 3:64
2-25 Floating-point Classes ..... 3:64
2-26 Floating-point Comparison Types ..... 3:67
2-27 Floating-point Comparison Relations ..... 3:67
2-28 Fetch and Add Semaphore Types ..... 3:74
2-29 Floating-point Parallel Comparison Results ..... 3:101
2-30 Floating-point Parallel Comparison Relations ..... 3:101
2-31 Hint Immediates ..... 3:145
2-32 sz Completers ..... 3:151
2-33 Load Types ..... 3:151
2-34 Load Hints ..... 3:152
2-35 fsz Completers. ..... 3:157
2-36 FP Load Types ..... 3:157
2-37 Iftype Mnemonic Values ..... 3:164
2-38 Ifhint Mnemonic Values ..... 3:165
2-39 Move to BR Whether Hints ..... 3:174
2-40 Indirect Register File Mnemonics ..... 3:180
2-41 Mux Permutations for 8-bit Elements ..... 3:190
2-42 Pack Saturation Limits ..... 3:195
2-43 Parallel Add Saturation Completers ..... 3:197
2-44 Parallel Add Saturation Limits ..... 3:197
2-45 Pcmp Relations ..... 3:206
2-46 Parallel Multiply and Shift Right Shift Options ..... 3:214
2-47 Faults for regular_form and fault_form Probe Instructions ..... 3:218
2-48 Parallel Subtract Saturation Completers ..... 3:227
2-49 Parallel Subtract Saturation Limits ..... 3:227
2-50 Store Types ..... 3:251
2-51 Store Hints ..... 3:252
2-52 xsz Mnemonic Values ..... 3:258
2-53 Test Bit Relations for Normal and unc tbits ..... 3:261
2-54 Test Bit Relations for Parallel tbits. ..... 3:261
2-55 Test Feature Relations for Normal and unc tf ..... 3:263
2-56 Test Feature Relations for Parallel tf ..... 3:263
2-57 Test Feature Features Assignment ..... 3:263
2-58 Test NaT Relations for Normal and unc tnats ..... 3:266
2-59 Test NaT Relations for Parallel tnats ..... 3:266
2-60 Memory Exchange Size ..... 3:274
3-1 Pseudo-code Functions ..... 3:281
4-1 Relationship between Instruction Type and Execution Unit Type ..... 3:293
4-2 Template Field Encoding and Instruction Slot Mapping ..... 3:294
4-3 Major Opcode Assignments ..... 3:295
4-4 Instruction Format Summary ..... 3:296
4-5 Instruction Field Color Key ..... 3:298
4-6 Instruction Field Names ..... 3:298
4-7 Special Instruction Notations ..... 3:299
4-8 Integer ALU 2-bit+1-bit Opcode Extensions ..... 3:300
4-9 Integer ALU 4-bit+2-bit Opcode Extensions ..... 3:301
4-10 Integer Compare Opcode Extensions ..... 3:303
4-11 Integer Compare Immediate Opcode Extensions ..... 3:303
4-12 Multimedia ALU 2-bit+1-bit Opcode Extensions. ..... 3:306
4-13 Multimedia ALU Size 1 4-bit+2-bit Opcode Extensions ..... 3:307
4-14 Multimedia ALU Size 24-bit+2-bit Opcode Extensions ..... 3:307
4-15 Multimedia ALU Size 4 4-bit+2-bit Opcode Extensions ..... 3:308
4-16 Multimedia and Variable Shift 1-bit Opcode Extensions ..... 3:310
4-17 Multimedia Opcode 7 Size 1 2-bit Opcode Extensions ..... 3:310
4-18 Multimedia Opcode 7 Size 2 2-bit Opcode Extensions ..... 3:311
4-19 Multimedia Opcode 7 Size 4 2-bit Opcode Extensions ..... 3:311
4-20 Variable Shift Opcode 7 2-bit Opcode Extensions. ..... 3:312
4-21 Integer Shift/Test Bit/Test NaT 2-bit Opcode Extensions ..... 3:315
4-22 Deposit Opcode Extensions ..... 3:315
4-23 Test Bit Opcode Extensions ..... 3:317
4-24 Misc I-Unit 3-bit Opcode Extensions. ..... 3:318
4-25 Misc I-Unit 6-bit Opcode Extensions. ..... 3:319
4-26 Misc I-Unit 1-bit Opcode Extensions. ..... 3:319
4-27 Move to BR Whether Hint Completer ..... 3:320
4-28 Integer Load/Store/Semaphore/Get FR 1-bit Opcode Extensions ..... 3:323
4-29 Floating-point Load/Store/Load Pair/Set FR 1-bit Opcode Extensions ..... 3:323
4-30 Integer Load/Store Opcode Extensions ..... 3:324
4-31 Integer Load +Reg Opcode Extensions ..... 3:324
4-32 Integer Load/Store + Imm Opcode Extensions ..... 3:325
4-33 Semaphore/Get FR/16-Byte Opcode Extensions ..... 3:325
4-34 Floating-point Load/Store/Lfetch Opcode Extensions ..... 3:326
4-35 Floating-point Load/Lfetch +Reg Opcode Extensions ..... 3:326
4-36 Floating-point Load/Store/Lfetch +Imm Opcode Extensions ..... 3:327
4-37 Floating-point Load Pair/Set FR Opcode Extensions ..... 3:327
4-38 Floating-point Load Pair +Imm Opcode Extensions ..... 3:328
4-39 Load Hint Completer ..... 3:328
4-40 Store Hint Completer ..... 3:328
4-41 Line Prefetch Hint Completer ..... 3:337
4-42 Opcode 0 System/Memory Management 3-bit Opcode Extensions ..... 3:345
4-43 Opcode 0 System/Memory Management 4-bit+2-bit Opcode Extensions ..... 3:345
4-44 Opcode 1 System/Memory Management 3-bit Opcode Extensions ..... 3:346
4-45 Opcode 1 System/Memory Management 6-bit Opcode Extensions ..... 3:346
4-46 Misc M-Unit 1-bit Opcode Extensions ..... 3:349
4-47 IP-Relative Branch Types ..... 3:350
4-48 Indirect/Miscellaneous Branch Opcode Extensions ..... 3:350
4-49 Indirect Branch Types ..... 3:351
4-50 Indirect Return Branch Types ..... 3:351
4-51 Sequential Prefetch Hint Completer ..... 3:351
4-52 Branch Whether Hint Completer ..... 3:352
4-53 Indirect Call Whether Hint Completer ..... 3:352
4-54 Branch Cache Deallocation Hint Completer ..... 3:352
4-55 Indirect Predict/Nop/Hint Opcode Extensions ..... 3:354
4-56 Branch Importance Hint Completer ..... 3:354
4-57 IP-Relative Predict Whether Hint Completer ..... 3:354
4-58 Indirect Predict Whether Hint Completer ..... 3:355
4-59 Miscellaneous Floating-point 1-bit Opcode Extensions ..... 3:356
4-60 Opcode 0 Miscellaneous Floating-point 6-bit Opcode Extensions ..... 3:357
4-61 Opcode 1 Miscellaneous Floating-point 6-bit Opcode Extensions ..... 3:357
4-62 Reciprocal Approximation 1-bit Opcode Extensions. ..... 3:358
4-63 Floating-point Status Field Completer ..... 3:358
4-64 Floating-point Arithmetic 1-bit Opcode Extensions ..... 3:358
4-65 Fixed-point Multiply Add and Select Opcode Extensions ..... 3:358
4-66 Floating-point Compare Opcode Extensions ..... 3:360
4-67 Floating-point Class 1-bit Opcode Extensions ..... 3:360
4-68 Misc F-Unit 1-bit Opcode Extensions ..... 3:365
4-69 Misc X-Unit 3-bit Opcode Extensions ..... 3:366
4-70 Misc X-Unit 6-bit Opcode Extensions ..... 3:366
4-71 Move Long 1-bit Opcode Extensions ..... 3:367
4-72 Long Branch Types ..... 3:367
4-73 Misc X-Unit 1-bit Opcode Extensions ..... 3:368
4-74 Immediate Formation ..... 3:368
5-1 Semantics of Dependency Codes ..... 3:373
5-2 RAW Dependencies Organized by Resource ..... 3:375
5-3 WAW Dependencies Organized by Resource. ..... 3:383
5-4 WAR Dependencies Organized by Resource ..... 3:387
5-5 Instruction Classes ..... 3:389


#### Abstract

The Intel ${ }^{\circledR}$ Itanium ${ }^{\circledR}$ architecture is a unique combination of innovative features such as explicit parallelism, predication, speculation and more. The architecture is designed to be highly scalable to fill the ever increasing performance requirements of various server and workstation market segments. The Itanium architecture features a revolutionary 64-bit instruction set architecture (ISA) which applies a new processor architecture technology called EPIC, or Explicitly Parallel Instruction Computing. A key feature of the Itanium architecture is IA-32 instruction set compatibility.

The Inte $/{ }^{\circledR}$ Itanium ${ }^{\circledR}$ Architecture Software Developer's Manual provides a comprehensive description of the programming environment, resources, and instruction set visible to both the application and system programmer. In addition, it also describes how programmers can take advantage of the features of the Itanium architecture to help them optimize code.


### 1.1 Overview of Volume 1: Application Architecture

This volume defines the Itanium application architecture, including application level resources, programming environment, and the IA-32 application interface. This volume also describes optimization techniques used to generate high performance software.

### 1.1.1 Part 1: Application Architecture Guide

Chapter 1, "About this Manual" provides an overview of all volumes in the Inte $/^{\circledR}$ Itanium ${ }^{\circledR}$ Architecture Software Developer's Manual.

Chapter 2, "Introduction to the Intel ${ }^{\circledR}$ Itanium ${ }^{\circledR}$ Architecture" provides an overview of the architecture.

Chapter 3, "Execution Environment" describes the Itanium register set used by applications and the memory organization models.

Chapter 4, "Application Programming Model" gives an overview of the behavior of Itanium application instructions (grouped into related functions).

Chapter 5, "Floating-point Programming Model" describes the Itanium floating-point architecture (including integer multiply).

Chapter 6, "IA-32 Application Execution Model in an Intel ${ }^{\circledR}$ Itanium ${ }^{\circledR}$ System Environment" describes the operation of IA-32 instructions within the Itanium System Environment from the perspective of an application programmer.

### 1.1.2 Part 2: Optimization Guide for the Intel ${ }^{\circledR}$ Itanium ${ }^{\circledR}$ Architecture

Chapter 1, "About the Optimization Guide" gives an overview of the optimization guide.

Chapter 2, "Introduction to Programming for the Intel ${ }^{\circledR}$ Itanium ${ }^{\circledR}$ Architecture" provides an overview of the application programming environment for the Itanium architecture.

Chapter 3, "Memory Reference" discusses features and optimizations related to control and data speculation.

Chapter 4, "Predication, Control Flow, and Instruction Stream" describes optimization features related to predication, control flow, and branch hints.

Chapter 5, "Software Pipelining and Loop Support" provides a detailed discussion on optimizing loops through use of software pipelining.

Chapter 6, "Floating-point Applications" discusses current performance limitations in floating-point applications and features that address these limitations.

### 1.2 Overview of Volume 2: System Architecture

This volume defines the Itanium system architecture, including system level resources and programming state, interrupt model, and processor firmware interface. This volume also provides a useful system programmer's guide for writing high performance system software.

### 1.2.1 Part 1: System Architecture Guide

Chapter 1, "About this Manual" provides an overview of all volumes in the Intel ${ }^{\circledR}$ Itanium ${ }^{\circledR}$ Architecture Software Developer's Manual.

Chapter 2, "Intel ${ }^{\circledR}$ Itanium ${ }^{\circledR}$ System Environment" introduces the environment designed to support execution of Itanium architecture-based operating systems running IA-32 or Itanium architecture-based applications.

Chapter 3, "System State and Programming Model" describes the Itanium architectural state which is visible only to an operating system.

Chapter 4, "Addressing and Protection" defines the resources available to the operating system for virtual to physical address translation, virtual aliasing, physical addressing, and memory ordering.

Chapter 5, "Interruptions" describes all interruptions that can be generated by a processor based on the Itanium architecture.

Chapter 6, "Register Stack Engine" describes the architectural mechanism which automatically saves and restores the stacked subset (GR32-GR 127) of the general register file.

Chapter 7, "Debugging and Performance Monitoring" is an overview of the performance monitoring and debugging resources that are available in the Itanium architecture.

Chapter 8, "Interruption Vector Descriptions" lists all interruption vectors.

Chapter 9, "IA-32 Interruption Vector Descriptions" lists IA-32 exceptions, interrupts and intercepts that can occur during IA-32 instruction set execution in the Itanium System Environment.

Chapter 10, "Itanium ${ }^{\circledR}$ Architecture-based Operating System Interaction Model with IA-32 Applications" defines the operation of IA-32 instructions within the Itanium System Environment from the perspective of an Itanium architecture-based operating system.

Chapter 11, "Processor Abstraction Layer" describes the firmware layer which abstracts processor implementation-dependent features.

### 1.2.2 Part 2: System Programmer's Guide

Chapter 1, "About the System Programmer's Guide" gives an introduction to the second section of the system architecture guide.

Chapter 2, "MP Coherence and Synchronization" describes multiprocessing synchronization primitives and the Itanium memory ordering model.

Chapter 3, "Interruptions and Serialization" describes how the processor serializes execution around interruptions and what state is preserved and made available to low-level system code when interruptions are taken.

Chapter 4, "Context Management" describes how operating systems need to preserve Itanium register contents and state. This chapter also describes system architecture mechanisms that allow an operating system to reduce the number of registers that need to be spilled/filled on interruptions, system calls, and context switches.

Chapter 5, "Memory Management" introduces various memory management strategies.
Chapter 6, "Runtime Support for Control and Data Speculation" describes the operating system support that is required for control and data speculation.

Chapter 7, "Instruction Emulation and Other Fault Handlers" describes a variety of instruction emulation handlers that Itanium architecture-based operating systems are expected to support.

Chapter 8, "Floating-point System Software" discusses how processors based on the Itanium architecture handle floating-point numeric exceptions and how the software stack provides complete IEEE-754 compliance.

Chapter 9, "IA-32 Application Support" describes the support an Itanium architecture-based operating system needs to provide to host IA-32 applications.

Chapter 10, "External Interrupt Architecture" describes the external interrupt architecture with a focus on how external asynchronous interrupt handling can be controlled by software.

Chapter 11, "I/O Architecture" describes the I/O architecture with a focus on platform issues and support for the existing IA-32 I/O port space.

Chapter 12, "Performance Monitoring Support" describes the performance monitor architecture with a focus on what kind of support is needed from Itanium architecture-based operating systems.

Chapter 13, "Firmware Overview" introduces the firmware model, and how various firmware layers (PAL, SAL, UEFI, ACPI) work together to enable processor and system initialization, and operating system boot.

### 1.2.3 Appendices

Appendix A, "Code Examples" provides OS boot flow sample code.

### 1.3 Overview of Volume 3: Intel ${ }^{\circledR}$ Itanium ${ }^{\circledR}$ Instruction Set Reference

This volume is a comprehensive reference to the Itanium instruction set, including instruction format/encoding.

Chapter 1, "About this Manual" provides an overview of all volumes in the Inte $I^{\circledR}$ Itanium ${ }^{\circledR}$ Architecture Software Developer's Manual.

Chapter 2, "Instruction Reference" provides a detailed description of all Itanium instructions, organized in alphabetical order by assembly language mnemonic.

Chapter 3, "Pseudo-Code Functions" provides a table of pseudo-code functions which are used to define the behavior of the Itanium instructions.

Chapter 4, "Instruction Formats" describes the encoding and instruction format instructions.

Chapter 5, "Resource and Dependency Semantics" summarizes the dependency rules that are applicable when generating code for processors based on the Itanium architecture.

### 1.4 Overview of Volume 4: IA-32 Instruction Set Reference

This volume is a comprehensive reference to the IA-32 instruction set, including instruction format/encoding.

Chapter 1, "About this Manual" provides an overview of all volumes in the Inte $I^{\circledR}$ Itanium ${ }^{\circledR}$ Architecture Software Developer's Manual.

Chapter 2, "Base IA-32 Instruction Reference" provides a detailed description of all base IA-32 instructions, organized in alphabetical order by assembly language mnemonic.

Chapter 3, "IA-32 Intel ${ }^{\circledR}$ MMX ${ }^{\text {TM }}$ Technology Instruction Reference" provides a detailed description of all IA-32 Intel ${ }^{\circledR}$ MMX ${ }^{\text {TM }}$ technology instructions designed to increase performance of multimedia intensive applications. Organized in alphabetical order by assembly language mnemonic.

Chapter 4, "IA-32 SSE Instruction Reference" provides a detailed description of all IA-32 SSE instructions designed to increase performance of multimedia intensive applications, and is organized in alphabetical order by assembly language mnemonic.

### 1.5 Terminology

The following definitions are for terms related to the Itanium architecture and will be used throughout this document:

Instruction Set Architecture (ISA) - Defines application and system level resources. These resources include instructions and registers.

Itanium Architecture - The new ISA with 64-bit instruction capabilities, new performance- enhancing features, and support for the IA-32 instruction set.

IA-32 Architecture - The 32-bit and 16-bit Intel architecture as described in the Inte $I^{\circledR} 64$ and IA-32 Architectures Software Developer's Manual.

Itanium System Environment - The operating system environment that supports the execution of both IA-32 and Itanium architecture-based code.

Itanium ${ }^{\circledR}$ Architecture-based Firmware - The Processor Abstraction Layer (PAL) and System Abstraction Layer (SAL).

Processor Abstraction Layer (PAL) - The firmware layer which abstracts processor features that are implementation dependent.

System Abstraction Layer (SAL) - The firmware layer which abstracts system features that are implementation dependent.

### 1.6 Related Documents

The following documents can be downloaded at the Intel's Developer Site at http://developer.intel.com:

- Dual-Core Update to the Intel ${ }^{\circledR}$ Itanium $® 2$ Processor Reference Manual for Software Development and Optimization- Document number 308065 provides model-specific information about the dual-core Itanium processors.
- Inte $I^{\circledR}$ Itanium ${ }^{\circledR} 2$ Processor Reference Manual for Software Development and Optimization - This document (Document number 251110) describes model-specific architectural features incorporated into the Intel ${ }^{\circledR}$ Itanium ${ }^{\circledR} 2$ processor, the second processor based on the Itanium architecture.
- Inte $I^{\circledR}$ Itanium ${ }^{\circledR}$ Processor Reference Manual for Software Development This document (Document number 245320) describes model-specific architectural features incorporated into the Intel ${ }^{\circledR}$ Itanium ${ }^{\circledR}$ processor, the first processor based on the Itanium architecture.
- Intel ${ }^{\circledR} 64$ and IA-32 Architectures Software Developer's Manual - This set of manuals describes the Intel 32 -bit architecture. They are available from the Intel Literature Department by calling 1-800-548-4725 and requesting Document Numbers 243190, 243191 and 243192.
- Inte ${ }^{\circledR}$ Itanium ${ }^{\circledR}$ Software Conventions and Runtime Architecture Guide This document (Document number 245358) defines general information necessary to compile, link, and execute a program on an Itanium architecture-based operating system.
- Inte ${ }^{\circledR}$ Itanium ${ }^{\circledR}$ Processor Family System Abstraction Layer Specification This document (Document number 245359) specifies requirements to develop platform firmware for Itanium architecture-based systems.

The following document can be downloaded at the Unified EFI Forum website at http://www.uefi.org:

- Unified Extensible Firmware Interface Specification - This document defines a new model for the interface between operating systems and platform firmware.


### 1.7 Revision History

| Date of Revision | Revision Number | Description |
| :---: | :---: | :---: |
| March 2010 | 2.3 | Added information about illegal virtualization optimization combinations and IIPA requirements. <br> Added Resource Utilization Counter and PAL_VP_INFO. <br> PAL_VP_INIT and VPD.vpr changes. <br> New PAL_VPS_RESUME_HANDLER parameter to indicate RSE Current <br> Frame Loàd Enable setting at the target instruction. <br> PAL_VP_INIT_ENV implementation-specific configuration option. <br> Minimum Virtual address increased to 54 bits. <br> New PAL_MC_ERROR_INFO health indicator. <br> New PAL_MC_ERROR_INJECT implementation-specific bit fields. <br> MOV-to_SR.L reserved field checking. <br> Added virtual machine disable. <br> Added variable frequency mode additions to ACPI P-state description. <br> Removed pal_proc_vector argument from PAL_VP_SAVE and PAL_VP_RESTTORE. <br> Added PAL_PROC_SET_FEATURES data speculation disable. <br> Added Interruption Instruction Bundle registers. <br> Min-state save area size change. <br> PAL_MC_DYNAMIC_STATE changes. <br> PAL_PROC_SET_FEATURES data poisoning promotion changes. <br> ACPI P-state clarifications. <br> Synchronization requirements for virtualization opcode optimization. New priority hint and multi-threading hint recommendations. |


| Date of Revision | Revision Number | Description |
| :---: | :---: | :---: |
| August 2005 | 2.2 | Allow register fields in CR.LID register to be read-only and CR.LID checking on interruption messages by processors optional. See Vol 2, Part I, Ch 5 "Interruptions" and Section 11.2.2 PALE_RESET Exit State for details. <br> Relaxed reserved and ignored fields checkings in IA-32 application registers in Vol 1 Ch 6 and Vol 2, Part I, Ch 10. <br> Introduced visibility constraints between stores and local purges to ensure <br> TLB consistency for UP VHPT update and local purge scenarios. See Vol 2, <br> Part I, Ch 4 and description of ptc. 1 instruction in Vol 3 for details. <br> Architecture extensions for processor Power/Performance states (P-states). <br> See Vol 2 PAL Chapter for details. <br> Introduced Unimplemented Instruction Address fault. <br> Relaxed ordering constraints for VHPT walks. See Vol 2, Part I, Ch 4 and 5 for details. <br> Architecture extensions for processor virtualization. <br> All instructions which must be last in an instruction group results in undefined behavior when this rule is violated. <br> Added architectural sequence that guarantees increasing ITC and PMD values on successive reads. <br> Addition of PAL_BRAND_INFO, PAL_GET_HW_POLICY, <br> PAL_MC_ERRŌR_INJEC̄T, PAL_MEMORȲ_BUFFER, <br> PAL_SET_HW_PŌLICY and PAL_SHUTDOWN procedures. <br> Allows IPI-redirection feature to be optional. <br> Undefined behavior for 1-byte accesses to the non-architected regions in the IPI block. <br> Modified insertion behavior for TR overlaps. See Vol 2, Part I, Ch 4 for details. <br> "Bus parking" feature is now optional for PAL_BUS_GET_FEATURES. <br> Introduced low-power synchronization primitive using hint instruction. <br> FR32-127 is now preserved in PAL calling convention. <br> New return value from PAL_VM_SUMMARY procedure to indicate the number of multiple concurrent outstanding TLB purges. <br> Performance Monitor Data (PMD) registers are no longer sign-extended. <br> New memory attribute transition sequence for memory on-line delete. See Vol <br> 2, Part I, Ch 4 for details. <br> Added 'shared error' (se) bit to the Processor State Parameter (PSP) in PAL_MC_ERROR_INFO procedure. <br> Clarified PMU interrupts as edge-triggered. <br> Modified 'proc_number' parameter in PAL_LOGICAL_TO_PHYSICAL procedure. <br> Modified pal_copy_info alignment requirements. <br> New bit in PAL_PROC_GET_FEATURES for variable P-state performance. <br> Clarified descriptions for check_target_register and <br> check_target_register_sof. <br> Various fixes in dependency tables in Vol 3 Ch 5. <br> Clarified effect of sending IPIs to non-existent processor in Vol 2, Part I, Ch 5. Clarified instruction serialization requirements for interruptions in Vol 2, Part II, Ch 3. |


| Date of Revision | Revision Number | Description |
| :---: | :---: | :---: |
| August 2002 | 2.1 | Added Predicate Behavior of alloc Instruction Clarification (Section 4.1.2, <br> Part I, Volume 1; Section 2.2, Part I, Volume 3). <br> Added New fc.i Instruction (Section 4.4.6.1, and 4.4.6.2, Part I, Volume 1; <br> Section 4.3.3, 4.4.1, 4.4.5, 4.4.6, 4.4.7, 5.5.2, and 7.1.2, Part I, Volume 2; <br> Section 2.5, 2.5.1, 2.5.2, 2.5.3, and 4.5.2.1, Part II, Volume 2; Section 2.2, 3, <br> 4.1, 4.4.6.5, and 4.4.10.10, Part I, Volume 3). <br> Added Interval Time Counter (ITC) Fault Clarification (Section 3.3.2, Part I, Volume 2). <br> Added Interruption Control Registers Clarification (Section 3.3.5, Part I, Volume 2). <br> Added Spontaneous NaT Generation on Speculative Load (1d.s) <br> (Section 5.5.5 and 11.9, Part I, Volume 2; Section 2.2 and 3, Part I, Volume 3). <br> Added Performance Counter Standardization (Sections 7.2.3 and 11.6, Part I, Volume 2). <br> Added Freeze Bit Functionality in Context Switching and Interrupt Generation Clarification (Sections 7.2.1, 7.2.2, 7.2.4.1, and 7.2.4.2, Part I, Volume 2) <br> Added IA_32_Exception (Debug) IIPA Description Change (Section 9.2, Part I, Volume 2 ). <br> Added capability for Allowing Multiple PAL_A_SPEC and PAL_B Entries in the Firmware Interface Table (Section 11.1.6, Part I, Volume 2). <br> Added BR1 to Min-state Save Area (Sections 11.3.2.3 and 11.3.3, Part I, Volume 2). <br> Added Fault Handling Semantics for lfetch. fault Instruction (Section 2.2, Part I, Volume 3). |
| December 2001 | 2.0 | Volume 1: <br> Faults in Id.c that hits ALAT clarification (Section 4.4.5.3.1). <br> IA-32 related changes (Section 6.2.5.4, Section 6.2.3, Section 6.2.4, Section 6.2.5.3). <br> Load instructions change (Section 4.4.1). |


| Date of Revision | Revision Number | Description |
| :---: | :---: | :---: |
|  |  | Volume 2: <br> Class pr-writers-int clarification (Table A-5). <br> PAL_MC_DRAIN clarification (Section 4.4.6.1). <br> VHPT walk and forward progress change (Section 4.1.1.2). <br> IA-32 IBR/DBR match clarification (Section 7.1.1). <br> ISR figure changes (pp. 8-5, 8-26, 8-33 and 8-36). <br> PAL_CACHE_FLUSH return argument change - added new status return argument (Section 11.8.3). <br> PAL self-test Control and PAL_A procedure requirement change - added new arguments, figures, requirements (Section 11.2). <br> PAL_CACHE_FLUSH clarifications (Chapter 11). <br> Non-speculative reference clarification (Section 4.4.6). <br> RID and Preferred Page Size usage clarification (Section 4.1). <br> VHPT read atomicity clarification (Section 4.1). <br> IIP and WC flush clarification (Section 4.4.5). <br> Revised RSE and PMC typographical errors (Section 6.4). <br> Revised DV table (Section A.4). <br> Memory attribute transitions - added new requirements (Section 4.4). <br> MCA for WC/UC aliasing change (Section 4.4.1). <br> Bus lock deprecation - changed behavior of DCR 'Ic' bit (Section 3.3.4.1, Section 10.6.8, Section 11.8.3). <br> PAL_PROC_GET/SET_FEATURES changes - extend calls to allow implèmentation-specific feature control (Section 11.8.3). <br> Split PAL_A architecture changes (Section 11.1.6). <br> Simple barrier synchronization clarification (Section 13.4.2). <br> Limited speculation clarification - added hardware-generated speculative references (Section 4.4.6). <br> PAL memory accesses and restrictions clarification (Section 11.9). <br> PSP validity on INITs from PAL_MC_ERROR_INFO clarification (Section 11.8.3). <br> Speculation attributes clarification (Section 4.4.6). <br> PAL_A FIT entry, PAL_VM_TR_READ, PSP, PAL_VERSION clarifications (Sections 11.8.3 and 11.3.2.1). <br> TLB searching clarifications (Section 4.1). <br> IA-32 related changes (Section 10.3, Section 10.3.2, Section 10.3.2, Section 10.3.3.1, Section 10.10.1). <br> IPSR.ri and ISR.ei changes (Table 3-2, Section 3.3.5.1, Section 3.3.5.2, Section 5.5, Section 8.3, and Section 2.2). |
|  |  | Volume 3: <br> IA-32 CPUID clarification (p. 5-71). <br> Revised figures for extract, deposit, and alloc instructions (Section 2.2). RCPPS, RCPSS, RSQRTPS, and RSQRTSS clarification (Section 7.12). <br> IA-32 related changes (Section 5.3). <br> tak, tpa change (Section 2.2). |
| July 2000 | 1.1 | Volume 1: <br> Processor Serial Number feature removed (Chapter 3). <br> Clarification on exceptions to instruction dependency (Section 3.4.3). |


| Date of Revision | Revision Number | Description |
| :---: | :---: | :---: |
|  |  | Volume 2: <br> Clarifications regarding "reserved" fields in ITIR (Chapter 3). Instruction and Data translation must be enabled for executing IA-32 instructions (Chapters 3,4 and 10). <br> FCR/FDR mappings, and clarification to the value of PSR.ri after an RFI (Chapters 3 and 4). <br> Clarification regarding ordering data dependency. <br> Out-of-order IPI delivery is now allowed (Chapters 4 and 5). <br> Content of EFLAG field changed in IIM (p. 9-24). <br> PAL_CHECK and PAL_INIT calls - exit state changes (Chapter 11). <br> PAL_CHECK processor state parameter changes (Chapter 11). <br> PAL_BUS_GET/SET_FEATURES calls - added two new bits (Chapter 11). <br> PAL_MC_ERROR_INFO call - Changes made to enhance and simplify the call to provide more information regarding machine check (Chapter 11). <br> PAL_ENTER_IA_32_Env call changes - entry parameter represents the entry order; SAL needs to initialize all the IA-32 registers properly before making this call (Chapter 11). <br> PAL_CACHE_FLUSH - added a new cache_type argument (Chapter 11). <br> PAL_SHUTDOWN - removed from list of PAL calls (Chapter 11). <br> Clarified memory ordering changes (Chapter 13). <br> Clarification in dependence violation table (Appendix A). |
|  |  | Volume 3: <br> fmix instruction page figures corrected (Chapter 2). <br> Clarification of "reserved" fields in ITIR (Chapters 2 and 3). <br> Modified conditions for alloc/loadrs/flushrs instruction placement in bundle/ instruction group (Chapters 2 and 4). <br> IA-32 JMPE instruction page typo fix (p. 5-238). <br> Processor Serial Number feature removed (Chapter 5). |
| January 2000 | 1.0 | Initial release of document. |

This chapter describes the function of each Itanium instruction. The pages of this chapter are sorted alphabetically by assembly language mnemonic.

### 2.1 Instruction Page Conventions

The instruction pages are divided into multiple sections as listed in Table 2-1. The first three sections are present on all instruction pages. The last three sections are present only when necessary. Table 2-2 lists the font conventions which are used by the instruction pages.

Table 2-1. Instruction Page Description

| Section Name | Contents |
| :--- | :--- |
| Format | Assembly language syntax, instruction type and encoding format |
| Description | Instruction function in English |
| Operation | Instruction function in C code |
| FP Exceptions | IEEE floating-point traps |
| Interruptions | Prioritized list of interruptions that may be caused by the instruction |
| Serialization | Serializing behavior or serialization requirements |

Table 2-2. Instruction Page Font Conventions

| Font | Interpretation |
| :--- | :--- |
| regular | (Format section) Required characters in an assembly language mnemonic |
| italic | (Format section) Assembly language field name that must be filled with one of a range <br> of legal values listed in the Description section |
| code | (Operation section) C code specifying instruction behavior |
| code_italic | (Operation section) Assembly language field name corresponding to a italic field listed <br> in the Format section |

In the Format section, register addresses are specified using the assembly mnemonic field names given in the third column of Table 2-3. For instructions that are predicated, the Description section assumes that the qualifying predicate is true (except for instructions that modify architectural state when their qualifying predicate is false). The test of the qualifying predicate is included in the Operation section (when applicable).

In the Operation section, registers are addressed using the notation reg[addr].field. The register file being accessed is specified by reg, and has a value chosen from the second column of Table 2-3. The addr field specifies a register address as an assembly language field name or a register mnemonic. For the general, floating-point, and predicate register files which undergo register renaming, addr is the register address prior to renaming and the renaming is not shown. The field option specifies a named bit field within the register. If field is absent, then all fields of the register are accessed. The only exception is when referencing the data field of the general registers
(64-bits not including the NaT bit) where the notation GR[addr] is used. The syntactical differences between the code found in the Operation section and ANSI $C$ is listed in Table 2-4.

Table 2-3. Register File Notation

| Register File | C Notation | Assembly <br> Mnemonic | Indirect <br> Access |
| :--- | :---: | :---: | :---: |
| Application registers | AR | ar |  |
| Branch registers | BR | b |  |
| Control registers | CR | cr |  |
| CPU identification registers | CPUID | cpuid | Y |
| Data breakpoint registers | DBR | dbr | Y |
| Instruction breakpoint registers | IBR | ibr | Y |
| Data TLB translation cache | DTC | $\mathrm{N} / \mathrm{A}$ |  |
| Data TLB translation registers | DTR | dtr | Y |
| Floating-point registers | FR | f |  |
| General registers | GR | r |  |
| Instruction TLB translation cache | ITC | $\mathrm{N} / \mathrm{A}$ |  |
| Instruction TLB translation registers | ITR | itr | Y |
| Protection key registers | PKR | pkr | Y |
| Performance monitor configuration registers | PMC | pmc | Y |
| Performance monitor data registers | PMD | pmd | Y |
| Predicate registers | PR | p |  |
| Region registers | RR | rr | Y |

Table 2-4. C Syntax Differences

| Syntax | Function |
| :--- | :--- |
| \{msb:lsb\}, \{bit\} | Bit field specifier. When appended to a variable, denotes a bit field extending from the <br> most significant bit specified by "msb" to the least significant bit specified by "Isb" <br> including bits "msb" and "Isb." If "msb" and "Isb" are equal then a single bit is <br> accessed. The second form denotes a single bit. |
| $u>, u>=, u<, u<=$ | Unsigned inequality relations. Variables on either side of the operator are treated as <br> unsigned. |
| $u \gg, u \gg=$ | Unsigned right shift. Zeroes are shifted into the most significant bit position. |
| $u+$ | Unsigned addition. Operands are treated as unsigned, and zero-extended. |
| $u^{*}$ | Unsigned multiplication. Operands are treated as unsigned. |

The Operation section contains code that specifies only the execution semantics of each instruction and does not include any behavior relating to instruction fetch (e.g., interrupts and faults caused during fetch). The Interruptions section does not list any faults that may be caused by instruction fetch or by mandatory RSE loads. The code to raise certain pervasive faults and actions is not included in the code in the Operation section. These faults and actions are listed in Table 2-5. The Single step trap applies to all instructions and is not listed in the Interruptions section.

Table 2-5. Pervasive Conditions Not Included in Instruction Description Code

| Condition | Action |
| :--- | :--- |
| Read of a register outside the current frame. | An undefined value is returned (no fault). |
| Access to a banked general register (GR 16 through GR 31). | The GR bank specified by PSR.bn is accessed. |
| PSR.ss is set. | A Single Step trap is raised. |

### 2.2 Instruction Descriptions

The remainder of this chapter provides a description of each of the Itanium instructions.

## add - Add

Format: $\quad(q p)$ add $r_{1}=r_{2}, r_{3}$
(qp) add $r_{1}=r_{2}, r_{3}, 1$
(qp) add $r_{1}=i m m, r_{3}$
$(q p)$ adds $r_{1}=i m m_{14}, r_{3}$
$(q p)$ addl $r_{1}=i m m_{22}, r_{3}$

| register_form <br> plus1_form, <br> register_form <br> pseudo-op | A1 |
| ---: | ---: |
| A1 |  |
| imm14_form | A4 |
| imm22_form | A5 |

Description: The two source operands (and an optional constant 1) are added and the result placed in GR $r_{1}$. In the register form the first operand is $G R r_{2}$; in the imm_14 form the first operand is taken from the sign-extended $i m m_{14}$ encoding field; in the imm22_form the first operand is taken from the sign-extended $i m m_{22}$ encoding field. In the imm22_form, GR $r_{3}$ can specify only GRs $0,1,2$ and 3 .
The plus1_form is available only in the register_form (although the equivalent effect in the immediate forms can be achieved by adjusting the immediate).

The immediate-form pseudo-op chooses the imm14_form or imm22_form based on the size of the immediate operand and the value of $r_{3}$.

```
Operation: if (PR[qp]) {
    check_target_register(r_);
    if (register_form) // register form
        tmp_src = GR[ r m ; 
    else if (imm14_form) // 14-bit immediate form
        tmp_src = sign_ext(imm14, 14);
    else // 22-bit immediate form
            tmp_src = sign_ext(imm22, 22);
    tmp_nat = (register_form ? GR[r_ ].nat : 0);
    if (plus1_form)
        GR[r_1] = tmp_src + GR[rr3] + 1;
    else
            GR[r_1] = tmp_src + GR[r_];
    GR[r_1].nat = tmp_nat || GR[rr3].nat;
}
```

Interruptions: Illegal Operation fault

## addp4 - Add Pointer

| Format: | $(q p)$ addp4 $r_{1}=r_{2}, r_{3}$ | register_form |
| :--- | :--- | :--- |
|  | $(q p)$ addp4 $r_{1}=i m m_{14}, r_{3}$ | A1 |
|  | imm14_form | A4 |

Description: The two source operands are added. The upper 32 bits of the result are forced to zero, and then bits $\{31: 30\}$ of $\operatorname{GR} r_{3}$ are copied to bits $\{62: 61\}$ of the result. This result is placed in GR $r_{1}$. In the register_form the first operand is GR $r_{2}$; in the imm14_form the first operand is taken from the sign-extended $\mathrm{imm}_{14}$ encoding field.

Figure 2-1. Add Pointer


Operation:

```
if (PR[qp]) {
    check_target_register(r_1);
    tmp_src = (register_form ? GR[r2] : sign_ext(imm 14, 14));
    tmp_nat = (register_form ? GR[r2].nat : 0);
    tmp_res = tmp_src + GR[r_];
    tmp_res = zero_ext(tmp_res{31:0}, 32);
    tmp_res{62:61} = GR[r_] {31:30};
    GR[r_] = tmp_res;
    GR[r_].nat = tmp_nat || GR[r_3].nat;
}
```

Interruptions: Illegal Operation fault

## alloc - Allocate Stack Frame

Format: $\quad(q p)$ alloc $r_{1}=$ ar.pfs, $i, l, o, r$
Description: A new stack frame is allocated on the general register stack, and the Previous Function State register (PFS) is copied to GR $r_{1}$. The change of frame size is immediate. The write of GR $r_{1}$ and subsequent instructions in the same instruction group use the new frame.

The four parameters, $i$ (size of inputs), I (size of locals), o (size of outputs), and $r$ (size of rotating) specify the sizes of the regions of the stack frame.

Figure 2-2. Stack Frame


The size of the frame (sof) is determined by $i+I+o$. Note that this instruction may grow or shrink the size of the current register stack frame. The size of the local region (sol) is given by $i+l$. There is no real distinction between inputs and locals. They are given as separate operands in the instruction only as a hint to the assembler about how the local registers are to be used.
The rotating registers must fit within the stack frame and be a multiple of 8 in number. If this instruction attempts to change the size of CFM.sor, and the register rename base registers (CFM.rrb.gr, CFM.rrb.fr, CFM.rrb.pr) are not all zero, then the instruction will cause a Reserved Register/Field fault.

Although the assembler does not allow illegal combinations of operands for alloc, illegal combinations can be encoded in the instruction. Attempting to allocate a stack frame larger than 96 registers, or with the rotating region larger than the stack frame, or with the size of locals larger than the stack frame, or specifying a qualifying predicate other than PR 0, will cause an Illegal Operation fault.
This instruction must be the first instruction in an instruction group and must either be in instruction slot 0 or in instruction slot 1 of a template having a stop after slot 0 ; otherwise, the results are undefined.

If insufficient registers are available to allocate the desired frame alloc will stall the processor until enough dirty registers are written to the backing store. Such mandatory RSE stores may cause the data related faults listed below.


## and - Logical And

| Format: | $(q p)$ and $r_{1}=r_{2}, r_{3}$ | register_form | A1 |
| :--- | :--- | ---: | :--- |
|  | $(q p)$ and $r_{1}=i m m_{8}, r_{3}$ | imm8_form | A3 |

Description: The two source operands are logically ANDed and the result placed in GR $r_{1}$. In the register_form the first operand is $\mathrm{GR} r_{2}$; in the imm8_form the first operand is taken from the $i m m_{8}$ encoding field.

```
Operation: if (PR[qp]) {
        check_target_register(r_);
        tmp_src = (register_form ? GR[r [r ] : sign_ext(imm 8, 8));
        tmp_nat = (register_form ? GR[ r 2 ].nat : 0);
        GR[r_] = tmp_src & GR[r_ ];
        GR[r_1].nat = tmp_nat || GR[r [ ].nat;
    }
```

Interruptions: Illegal Operation fault

## andcm - And Complement

Format: $\quad(q p)$ andcm $r_{1}=r_{2}, r_{3} \quad$ register_form A1
( $q p$ ) andcm $r_{1}=i m m_{8}, r_{3}$ imm8_form A3
Description: The first source operand is logically ANDed with the 1's complement of the second source operand and the result placed in GR $r_{1}$. In the register_form the first operand is GR $r_{2}$; in the imm8_form the first operand is taken from the $i m m_{8}$ encoding field.

Operation: if (PR[qp]) \{
check_target_register ( $r_{1}$ );
tmp_src $=\left(\right.$ register_form ? GR[ $\left.r_{2}\right]$ : sign_ext(imm $\left.{ }_{8}, 8\right)$ ); tmp_nat $=$ (register_form ? GR[ $\left.r_{2}\right]$. nat : 0);
$\operatorname{GR}\left[r_{1}\right]=\operatorname{tmp} \leq s r c \& \sim \operatorname{GR}\left[r_{3}\right]$;
$\operatorname{GR}\left[r_{1}\right]$.nat $=$ tmp_nat || GR[ $\left.r_{3}\right]$.nat;
\}
Interruptions: Illegal Operation fault

## br - Branch

Format: (qp) br.btype.bwh.ph.dh target 25
(qp) br.btype.bwh.ph.dh $b_{1}=$ target $_{25}$ br.btype.bwh.ph.dh target $_{25}$ br.ph.dh target ${ }_{25}$
(qp) br.btype.bwh.ph.dh $b_{2}$
(qp) br.btype.bwh.ph.dh $b_{1}=b_{2}$ br.ph.dh $b_{2}$

| ip_relative_form | B1 |
| ---: | ---: |
| call_form, ip_relative_form | B3 |
| counted_form, ip_relative_form | B2 |
| pseudo-op |  |
| indirect_form | B4 |
| call_form, indirect_form | B5 |
| pseudo-op |  |B3B2B4pseudo-op

Description: A branch condition is evaluated, and either a branch is taken, or execution continues with the next sequential instruction. The execution of a branch logically follows the execution of all previous non-branch instructions in the same instruction group. On a taken branch, execution begins at slot 0 .

Branches can be either IP-relative, or indirect. For IP-relative branches, the target ${ }_{25}$ operand, in assembly, specifies a label to branch to. This is encoded in the branch instruction as a signed immediate displacement (imm ${ }_{21}$ ) between the target bundle and the bundle containing this instruction (imm $21=\operatorname{target}_{25}$ - IP >> 4). For indirect branches, the target address is taken from $\mathrm{BR} b_{2}$.

Table 2-6. Branch Types

| btype | Function | Branch Condition | Target Address |
| :--- | :--- | :--- | :--- |
| cond or none | Conditional branch | Qualifying predicate | IP-rel or Indirect |
| call | Conditional procedure call | Qualifying predicate | IP-rel or Indirect |
| ret | Conditional procedure return | Qualifying predicate | Indirect |
| ia | Invoke IA-32 instruction set | Unconditional | Indirect |
| cloop | Counted loop branch | Loop count | IP-rel |
| ctop, cexit | Mod-scheduled counted loop | Loop count and epilog <br> count | IP-rel |
| wtop, wexit | Mod-scheduled while loop | Qualifying predicate and <br> epilog count | IP-rel |

There are two pseudo-ops for unconditional branches. These are encoded like a conditional branch (btype $=$ cond), with the qp field specifying PR 0 , and with the bwh hint of sptk.

The branch type determines how the branch condition is calculated and whether the branch has other effects (such as writing a link register). For the basic branch types,
the branch condition is simply the value of the specified predicate register. These basic branch types are:

- cond: If the qualifying predicate is 1 , the branch is taken. Otherwise it is not taken.
- call: If the qualifying predicate is 1 , the branch is taken and several other actions occur:
- The current values of the Current Frame Marker (CFM), the EC application register and the current privilege level are saved in the Previous Function State application register.
- The caller's stack frame is effectively saved and the callee is provided with a frame containing only the caller's output region.
- The rotation rename base registers in the CFM are reset to 0 .
- A return link value is placed in $\mathrm{BR} b_{1}$.
- return: If the qualifying predicate is 1 , the branch is taken and the following occurs:
- CFM, EC, and the current privilege level are restored from PFS. (The privilege level is restored only if this does not increase privilege.)
- The caller's stack frame is restored.
- If the return lowers the privilege, and PSR.Ip is 1, then a Lower-Privilege Transfer trap is taken.
- ia: The branch is taken unconditionally, if it is not intercepted by the OS. The effect of the branch is to invoke the IA-32 instruction set (by setting PSR.is to 1) and begin processing IA-32 instructions at the virtual linear target address contained in $\operatorname{BR} b_{2}\{31: 0\}$. If the qualifying predicate is not PR 0 , an Illegal Operation fault is raised. If instruction set transitions are disabled (PSR.di is 1), then a Disabled Instruction Set Transition fault is raised.

The IA-32 target effective address is calculated relative to the current code segment, i.e. $\operatorname{EIP}\{31: 0\}=\operatorname{BR} b_{2}\{31: 0\}-C S D . b a s e$. The IA-32 instruction set can be entered at any privilege level, provided PSR.di is 0. If PSR.dfh is 1, a Disabled FP Register fault is raised on the target IA-32 instruction. No register bank switch nor change in privilege level occurs during the instruction set transition.
Software must ensure the code segment descriptor (CSD) and selector (CS) are loaded before issuing the branch. If the target EIP value exceeds the code segment limit or has a code segment privilege violation, an IA_32_Exception(GPFault) is raised on the target IA-32 instruction. For entry into 16-bit IA-32 code, if BR $b_{2}$ is not within 64K-bytes of CSD.base a GPFault is raised on the target instruction. EFLAG.rf is unmodified until the successful completion of the first IA-32 instruction. PSR.da, PSR.id, PSR.ia, PSR.dd, and PSR.ed are cleared to zero after br.ia completes execution and before the first IA-32 instruction begins execution. EFLAG.rf is not cleared until the target IA-32 instruction successfully completes. Software must set PSR properly before branching to the IA-32 instruction set; otherwise processor operation is undefined. See Table 3-2, "Processor Status Register Fields" on page 2:24 for details.
Software must issue a mf instruction before the branch if memory ordering is required between IA-32 processor consistent and Itanium unordered memory references. The processor does not ensure Itanium-instruction-set-generated writes into the instruction stream are seen by subsequent IA-32 instruction fetches. br.ia does not perform an instruction serialization operation. The processor does ensure that prior writes (even in the same instruction group) to GRs and FRs are observed by the first IA-32 instruction. Writes to ARs within the same instruction
group as br.ia are not allowed, since br.ia may implicitly reads all ARs. If an illegal RAW dependency is present between an AR write and br.ia, the first IA-32 instruction fetch and execution may or may not see the updated AR value.
IA-32 instruction set execution leaves the contents of the ALAT undefined. Software can not rely on ALAT values being preserved across an instruction set transition. All registers left in the current register stack frame are undefined across an instruction set transition. On entry to IA-32 code, existing entries in the ALAT are ignored. If the register stack contains any dirty registers, an Illegal Operation fault is raised on the br.ia instruction. The current register stack frame is forced to zero. To flush the register file of dirty registers, the flushrs instruction must be issued in an instruction group preceding the br.ia instruction. To enhance the performance of the instruction set transition, software can start the register stack flush in parallel with starting the IA-32 instruction set by 1) ensuring flushrs is exactly one instruction group before the br.ia, and 2) br. ia is in the first B-slot. br.ia should always be executed in the first B -slot with a hint of "static-taken" (default), otherwise processor performance will be degraded.
If a br.ia causes any Itanium traps (e.g., Single Step trap, Taken Branch trap, or Unimplemented Instruction Address trap), IIP will contain the original 64-bit target IP. (The value will not have been zero extended from 32 bits.)
Another branch type is provided for simple counted loops. This branch type uses the Loop Count application register (LC) to determine the branch condition, and does not use a qualifying predicate:

- cloop: If the LC register is not equal to zero, it is decremented and the branch is taken.

In addition to these simple branch types, there are four types which are used for accelerating modulo-scheduled loops (see also Section 4.5.1, "Modulo-scheduled Loop Support" on page 1:75). Two of these are for counted loops (which use the LC register), and two for while loops (which use the qualifying predicate). These loop types use register rotation to provide register renaming, and they use predication to turn off instructions that correspond to empty pipeline stages.

The Epilog Count application register (EC) is used to count epilog stages and, for some while loops, a portion of the prolog stages. In the epilog phase, EC is decremented each time around and, for most loops, when EC is one, the pipeline has been drained, and the loop is exited. For certain types of optimized, unrolled software-pipelined loops, the target of a br.cexit or br.wexit is set to the next sequential bundle. In this case, the pipeline may not be fully drained when EC is one, and continues to drain while EC is zero.

For these modulo-scheduled loop types, the calculation of whether the branch is taken or not depends on the kernel branch condition (LC for counted types, and the qualifying predicate for while types) and on the epilog condition (whether EC is greater than one or not).
These branch types are of two categories: top and exit. The top types (ctop and wtop) are used when the loop decision is located at the bottom of the loop body and therefore a taken branch will continue the loop while a fall through branch will exit the loop. The exit types (cexit and wexit) are used when the loop decision is located somewhere other than the bottom of the loop and therefore a fall though branch will continue the loop and a taken branch will exit the loop. The exit types are also used at intermediate points in an unrolled pipelined loop. (For more details, see Section 4.5.1,
"Modulo-scheduled Loop Support" on page 1:75).

The modulo-scheduled loop types are:

- ctop and cexit: These branch types behave identically, except in the determination of whether to branch or not. For br.ctop, the branch is taken if either LC is non-zero or EC is greater than one. For br.cexit, the opposite is true. It is not taken if either LC is non-zero or EC is greater than one and is taken otherwise. These branch types also use LC and EC to control register rotation and predicate initialization. During the prolog and kernel phase, when LC is non-zero, LC counts down. When br.ctop or br.cexit is executed with LC equal to zero, the epilog phase is entered, and EC counts down. When br.ctop or br.cexit is executed with LC equal to zero and EC equal to one, a final decrement of EC and a final register rotation are done. If LC and EC are equal to zero, register rotation stops. These other effects are the same for the two branch types, and are described in Figure 2-3.

Figure 2-3. Operation of br.ctop and br.cexit

wtop and wexit: These branch types behave identically, except in the determination of whether to branch or not. For br.wtop, the branch is taken if either the qualifying predicate is one or EC is greater than one. For br.wexit, the opposite is true. It is not taken if either the qualifying predicate is one or EC is greater than one, and is taken otherwise.
These branch types also use the qualifying predicate and EC to control register rotation and predicate initialization. During the prolog phase, the qualifying predicate is either zero or one, depending upon the scheme used to program the loop. During the kernel phase, the qualifying predicate is one. During the epilog phase, the qualifying predicate is zero, and EC counts down. When br.wtop or br.wexit is executed with the qualifying predicate equal to zero and EC equal to one, a final decrement of EC and a final register rotation are done. If the qualifying predicate and EC are zero, register rotation stops. These other effects are the same for the two branch types, and are described in Figure 2-4.

Figure 2-4. Operation of br.wtop and br.wexit


The loop-type branches (br.cloop, br.ctop, br.cexit, br.wtop, and br.wexit) are only allowed in instruction slot 2 within a bundle. Executing such an instruction in either slot 0 or 1 will cause an Illegal Operation fault, whether the branch would have been taken or not.

Read after Write (RAW) and Write after Read (WAR) dependency requirements are slightly different for branch instructions. Changes to BRs, PRs, and PFS by non-branch instructions are visible to a subsequent branch instruction in the same instruction group (i.e., a limited RAW is allowed for these resources). This allows for a low-latency compare-branch sequence, for example. The normal RAW requirements apply to the LC and EC application registers, and the RRBs.

Within an instruction group, a WAR dependency on PR 63 is not allowed if both the reading and writing instructions are branches. For example, a br.wtop or br.wexit may not use $\operatorname{PR}[63]$ as its qualifying predicate and PR[63] cannot be the qualifying predicate for any branch preceding a br.wtop or br.wexit in the same instruction group.

For dependency purposes, the loop-type branches effectively always write their associated resources, whether they are taken or not. The cloop type effectively always writes LC. When LC is 0 , a cloop branch leaves it unchanged, but hardware may implement this as a re-write of LC with the same value. Similarly, br.ctop and br.cexit effectively always write LC, EC, the RRBs, and PR[63]. br. wtop and br.wexit effectively always write EC, the RRBs, and PR[63].
Values for various branch hint completers are shown in the following tables. Whether Prediction Strategy hints are shown in Table 2-7. Sequential Prefetch hints are shown in Table 2-8. Branch Cache Deallocation hints are shown in Table 2-9. See Section 4.5.2, "Branch Prediction Hints" on page 1:78.

Table 2-7. Branch Whether Hint

| bwh Completer | Branch Whether Hint |
| :--- | :--- |
| spnt | Static Not-Taken |
| sptk | Static Taken |
| dpnt | Dynamic Not-Taken |
| dptk | Dynamic Taken |

Table 2-8. Sequential Prefetch Hint

| ph Completer | Sequential Prefetch Hint |
| :--- | :--- |
| few or none | Few lines |
| many | Many lines |

Table 2-9. Branch Cache Deallocation Hint

| dh Completer | Branch Cache Deallocation Hint |
| :--- | :--- |
| none | Don't deallocate |
| clr | Deallocate branch information |

Operation:

```
if (ip_relative_form) // determine branch target
    tmp_IP = IP + sign_ext((imm21 << 4), 25);
else // indirect form
    tmp_IP = BR[砬];
if (btype != 'ia') // for Itanium branches,
    tmp_IP = tmp_IP & ~0xf; // ignore bottom 4 bits of target
lower_priv_transition = 0;
switch (btype) {
    case 'cond': // simple conditional branch
        tmp_taken = PR[qp];
        break;
    case 'call': // call saves a return link
        tmp_taken = PR[qp];
        if (tmp_taken) {
            BR[b}]= IP + 16
            AR[PFS].pfm = CFM; // ... and saves the stack frame
            AR[PFS].pec = AR[EC];
            AR[PFS].ppl = PSR.cpl;
            alat_frame_update(CFM.sol, 0);
            rse_preserve_frame(CFM.sol);
            CFM.sof -= CFM.sol; // new frame size is size of outs
            CFM.sol = 0;
            CFM.sor = 0;
            CFM.rrb.gr = 0;
            CFM.rrb.fr = 0;
            CFM.rrb.pr = 0;
        }
        break;
    case 'ret': // return restores stack frame
```

```
    tmp_taken = PR[qp];
    if (tmp_taken) {
        // tmp_growth indicates the amount to move logical TOP *up*:
        // tmp_growth = sizeof(previous out) - sizeof(current frame)
        // a negative amount indicates a shrinking stack
        tmp_growth = (AR[PFS].pfm.sof - AR[PFS].pfm.sol) - CFM.sof;
        alat_frame_update(-AR[PFS].pfm.sol, 0);
        rse_fatal = rse_restore_frame(AR[PFS].pfm.sol,
                tmp_growth, CFM.sof);
        if (rse_fatal) {
        // See Section 6.4, "RSE Operation" on page 2:137
            CFM.sof = 0;
            CFM.sol = 0;
            CFM.sor = 0;
            CFM.rrb.gr = 0;
            CFM.rrb.fr = 0;
            CFM.rrb.pr = 0;
        } else // normal branch return
                CFM = AR[PFS].pfm;
        rse_enable_current_frame_load();
        AR[EC] = AR [PFS].pec;;
        if (PSR.cpl u< AR[PFS].ppl) { // ... and restores privilege
        PSR.cpl = AR[PFS].ppl;
        lower_priv_transition = 1;
        }
    }
    break;
case 'ia': // switch to IA mode
    tmp_taken = 1;
    if (PSR.ic == 0 || PSR.dt == 0 || PSR.mc == 1 || PSR.it == 0)
        undefined_behavior();
    if (qp != 0)
        illegal_operation_fault();
    if (AR[BSPSTORE] != \overline{AR[BSP])}
        illegal_operation_fault();
    if (PSR.di)
        disabled_instruction_set_transition_fault();
    PSR.is = 1; - // set IA-32 Instruction Set Mode
    CFM.sof = 0; //force current stack frame
    CFM.sol = 0; //to zero
    CFM.sor = 0;
    CFM.rrb.gr = 0;
    CFM.rrb.fr = 0;
    CFM.rrb.pr = 0;
    rse_invalidate_non_current_regs();
//compūte effective instructiōn pointer
    EIP{31:0} = tmp_IP{31:0} - AR [CSD].Base;
// Note the register stack is disabled during IA-32 instruction
// set execution
    break;
case 'cloop': // simple counted loop
    if (slot != 2)
```

```
                illegal_operation_fault();
        tmp_taken = (AR[LC] != 0);
        if (AR[LC] != 0)
            AR[LC]--;
        break;
    case 'ctop':
    case 'cexit': // SW pipelined counted loop
        if (slot != 2)
            illegal_operation_fault();
        if (btype == 'ctop') tmp taken = ((AR[LC] != 0) || (AR[EC] u> 1));
        if (btype == `cexit')tmp_taken = !((AR[LC] != 0) || (AR[EC] u> 1));
        if (AR[LC] != 0) {
            AR[LC]--;
            AR[EC] = AR[EC];
            PR[63] = 1;
            rotate_regs();
        } else if (AR[EC] != 0) {
            AR[LC] = AR[LC];
            AR[EC]--;
            PR[63] = 0;
            rotate_regs();
        } else {
            AR[LC] = AR[LC];
            AR[EC] = AR[EC];
            PR[63] = 0;
            CFM.rrb.gr = CFM.rrb.gr;
            CFM.rrb.fr = CFM.rrb.fr;
            CFM.rrb.pr = CFM.rrb.pr;
        }
        break;
    case 'wtop':
    case 'wexit': // SW pipelined while loop
        if (slot != 2)
            illegal_operation_fault();
        if (btype == 'wtop') tmp_taken = (PR[qp] || (AR[EC] u> 1));
        if (btype == `wexit')tmp_taken = !(PR[qp] || (AR[EC] u> 1));
        if (PR[qp]) {
            AR[EC] = AR[EC];
            PR[63] = 0;
            rotate_regs();
        } else if (AR[EC] != 0) {
            AR[EC]--;
            PR[63] = 0;
            rotate_regs();
        } else {
            AR[EC] = AR[EC];
            PR[63] = 0;
            CFM.rrb.gr = CFM.rrb.gr;
            CFM.rrb.fr = CFM.rrb.fr;
            CFM.rrb.pr = CFM.rrb.pr;
    }
    break;
}
if (tmp taken) {
```

```
    taken branch = 1;
    IP = tmp IP; // set the new value for IP
    if (!impl_uia_fault_supported() &&
        ((PSR.it && unimplemented_virtual_address(tmp_IP, PSR.vm))
            || (!PSR.it && unimplemented_physical_address(tmp_IP))))
        unimplemented_instruction_address_trap(lower_priv_transition,
            tmp_IP);
    if (lower_priv_transition && PSR.lp)
        lower_privilege_transfer_trap();
    if (PSR.tb)
        taken_branch_trap();
}
```

Interruptions: Illegal Operation fault
Disabled Instruction Set Transition fault Unimplemented Instruction Address trap

Additional Faults on IA-32 target instructions:
IA_32_Exception(GPFault)
Disabled FP Reg Fault if PSR.dfh is 1

## break - Break

| Format: | $(q p)$ break $\operatorname{imm}_{21}$ | pseudo-op |  |
| :--- | :--- | ---: | ---: |
|  | $(q p)$ break.i $\operatorname{imm}_{21}$ | i_unit_form | I19 |
|  | $(q p)$ break.b $\operatorname{imm}_{21}$ | b_unit_form | B9 |
|  | $(q p)$ break.m $\operatorname{imm}_{21}$ | m_unit_form | M37 |
|  | $(q p)$ break.f $\operatorname{imm}_{21}$ | f_unit_form | F15 |
|  | $(q p)$ break.x $\operatorname{imm}_{62}$ | x_unit_form | X1 |

Description: A Break Instruction fault is taken. For the i_unit_form, f_unit_form and m_unit_form, the value specified by imm ${ }_{21}$ is zero-extended and placed in the Interruption Immediate control register (IIM).

For the b _unit_form, $\mathrm{imm}_{21}$ is ignored and the value zero is placed in the Interruption Immediate control register (IIM).

For the $x$ _unit_form, the lower 21 bits of the value specified by $i m m_{62}$ is zero-extended and placed in the Interruption Immediate control register (IIM). The L slot of the bundle contains the upper 41 bits of $\mathrm{imm}_{62}$.
A break. i instruction may be encoded in an MLI-template bundle, in which case the $L$ slot of the bundle is ignored.

This instruction has five forms, each of which can be executed only on a particular execution unit type. The pseudo-op can be used if the unit type to execute on is unimportant.

Operation: if (PR[qp]) \{ if (b_unit_form) immediate $=0$; else if (x_unit_form) immediāte $=$ zero_ext (imm 62,21$)$; else // i_unit_form || m_unit_form || f_unit_form immediate = zero_ext(imm 21,21 ); break_instruction_fault(immediate); \}

Interruptions: Break Instruction fault

## brl - Branch Long

| Format: | $(q p)$ brl.btype.bwh.ph.dh target ${ }_{64}$ |  |
| :--- | :--- | ---: |
|  | $(q p)$ brl.btype.bwh.ph.dh $b_{1}=$ target $_{64}$ | call_form |$\quad$ X3

Description: A branch condition is evaluated, and either a branch is taken, or execution continues with the next sequential instruction. The execution of a branch logically follows the execution of all previous non-branch instructions in the same instruction group. On a taken branch, execution begins at slot 0 .

Long branches are always IP-relative. The target $t_{64}$ operand, in assembly, specifies a label to branch to. This is encoded in the long branch instruction as an immediate displacement (imm ${ }_{60}$ ) between the target bundle and the bundle containing this instruction $\left(i m m_{60}=\right.$ target $_{64}-\mathrm{IP} \gg 4$ ). The $L$ slot of the bundle contains 39 bits of $i m m_{60}$.

Table 2-10. Long Branch Types

| btype | Function | Branch Condition | Target Address |
| :--- | :--- | :--- | :--- |
| cond or none | Conditional branch | Qualifying predicate | IP-relative |
| call | Conditional procedure call | Qualifying predicate | IP-relative |

There is a pseudo-op for long unconditional branches, encoded like a conditional branch (btype = cond), with the qp field specifying PR 0, and with the bwh hint of sptk.

The branch type determines how the branch condition is calculated and whether the branch has other effects (such as writing a link register). For all long branch types, the branch condition is simply the value of the specified predicate register:

- cond: If the qualifying predicate is 1 , the branch is taken. Otherwise it is not taken.
- call: If the qualifying predicate is 1 , the branch is taken and several other actions occur:
- The current values of the Current Frame Marker (CFM), the EC application register and the current privilege level are saved in the Previous Function State application register.
- The caller's stack frame is effectively saved and the callee is provided with a frame containing only the caller's output region.
- The rotation rename base registers in the CFM are reset to 0 .
- A return link value is placed in $\operatorname{BR} b_{1}$.

Read after Write (RAW) and Write after Read (WAR) dependency requirements for long branch instructions are slightly different than for other instructions but are the same as for branch instructions. See page 3:24 for details.

This instruction must be immediately followed by a stop; otherwise its behavior is undefined.

Values for various branch hint completers are the same as for branch instructions. Whether Prediction Strategy hints are shown in Table 2-7 on page 3:25, Sequential Prefetch hints are shown in Table 2-8 on page 3:25, and Branch Cache Deallocation hints are shown in Table 2-9 on page 3:25. See Section 4.5.2, "Branch Prediction Hints" on page 1:78.

This instruction is not implemented on the Itanium processor, which takes an Illegal Operation fault whenever a long branch instruction is encountered, regardless of whether the branch is taken or not. To support the Itanium processor, the operating
system is required to provide an Illegal Operation fault handler which emulates taken and not-taken long branches. Presence of this instruction is indicated by a 1 in the lb bit of CPUID register 4. See Section 3.1.11, "Processor Identification Registers" on page 1:34.

```
Operation:
```

```
tmp_IP = IP + (imm}60<< 4)
```

tmp_IP = IP + (imm}60<< 4)
// determine branch target
// determine branch target
if (!followed_by_stop())
if (!followed_by_stop())
undefined_behavior();
undefined_behavior();
if (!instruction_implemented(BRL))
if (!instruction_implemented(BRL))
illegal_operation_fault();
illegal_operation_fault();
switch (btype) {
switch (btype) {
case 'cond': // simple conditional branch
case 'cond': // simple conditional branch
tmp_taken = PR[qp];
tmp_taken = PR[qp];
break;
break;
case 'call': // call saves a return link
case 'call': // call saves a return link
tmp_taken = PR[qp];
tmp_taken = PR[qp];
if (tmp_taken) {
if (tmp_taken) {
BR[\overline{b}}]=1P + 16
BR[\overline{b}}]=1P + 16
AR[PFS].pfm = CFM; // ... and saves the stack frame
AR[PFS].pfm = CFM; // ... and saves the stack frame
AR[PFS].pec = AR[EC];
AR[PFS].pec = AR[EC];
AR[PFS].ppl = PSR.cpl;
AR[PFS].ppl = PSR.cpl;
alat_frame_update(CFM.sol, 0);
alat_frame_update(CFM.sol, 0);
rse_preserve_frame(CFM.sol);
rse_preserve_frame(CFM.sol);
CFM.sof -= CFM.sol; // new frame size is size of outs
CFM.sof -= CFM.sol; // new frame size is size of outs
CFM.sol = 0;
CFM.sol = 0;
CFM.sor = 0;
CFM.sor = 0;
CFM.rrb.gr = 0;
CFM.rrb.gr = 0;
CFM.rrb.fr = 0;
CFM.rrb.fr = 0;
CFM.rrb.pr = 0;
CFM.rrb.pr = 0;
}
}
break;
break;
}
}
if (tmp_taken) {
if (tmp_taken) {
taken_branch = 1;
taken_branch = 1;
IP = tmp_IP; // set the new value for IP
IP = tmp_IP; // set the new value for IP
if (!impl_uia_fault_supported() \&\&
if (!impl_uia_fault_supported() \&\&
((PSR.it \&\& unimplemented_virtual_address(tmp_IP, PSR.vm))
((PSR.it \&\& unimplemented_virtual_address(tmp_IP, PSR.vm))
|| (!PSR.it \&\& unimplemented_physical_address(tmp_IP))))
|| (!PSR.it \&\& unimplemented_physical_address(tmp_IP))))
unimplemented_instruction_address_trap(0,tmp_IP);
unimplemented_instruction_address_trap(0,tmp_IP);
if (PSR.tb)
if (PSR.tb)
taken_branch_trap();
taken_branch_trap();
}

```
}
```

Interruptions: Illegal Operation fault
Taken Branch trap

## brp - Branch Predict

$\left.\begin{array}{llrl}\text { Format: } & \begin{array}{l}\text { brp.ipwh.in } \text { target }_{25}, \text { tag }_{13} \\ \text { brp.indwh.ih } b_{2}, \operatorname{tag}_{13}\end{array} & \text { ip_relative_form } & \text { B6 } \\ \text { indirect_form }\end{array}\right]$ B7

Description: This instruction can be used to provide to hardware early information about a future branch. It has no effect on architectural machine state, and operates as a nop instruction except for its performance effects.

The $\operatorname{tag}_{13}$ operand, in assembly, specifies the address of the branch instruction to which this prediction information applies. This is encoded in the branch predict instruction as a signed immediate displacement $\left(\mathrm{timm}_{9}\right)$ between the bundle containing the presaged branch and the bundle containing this instruction ( $\operatorname{timm}_{9}=\operatorname{tag}_{13}$-IP $\gg 4$ ).
The target $_{25}$ operand, in assembly, specifies the label that the presaged branch will have as its target. This is encoded in the branch predict instruction exactly as in branch instructions, with a signed immediate displacement (imm ${ }_{21}$ ) between the target bundle and the bundle containing this instruction ( $\mathrm{imm}_{21}=$ target $_{25}$-IP $\gg 4$ ). The indirect_form can be used to presage an indirect branch. In the indirect_form, the target of the presaged branch is given by $\mathrm{BR} b_{2}$.
The return_form is used to indicate that the presaged branch will be a return.
Other hints can be given about the presaged branch. Values for various hint completers are shown in the following tables. For more details, refer to Section 4.5.2, "Branch Prediction Hints" on page 1:78.

The ipwh and indwh completers provide information about how best the branch condition should be predicted, when the branch is reached.

Table 2-11. IP-relative Branch Predict Whether Hint

| ipwh Completer | IP-relative Branch Predict Whether Hint |
| :--- | :--- |
| sptk | Presaged branch should be predicted Static Taken |
| loop | Presaged branch will be br.cloop, br.ctop, or br.wtop |
| exit | Presaged branch will be br. cexit or br. wexit |
| dptk | Presaged branch should be predicted Dynamically |

Table 2-12. Indirect Branch Predict Whether Hint

| indwh Completer | Indirect Branch Predict Whether Hint |
| :--- | :--- |
| sptk | Presaged branch should be predicted Static Taken |
| dptk | Presaged branch should be predicted Dynamically |

The ih completer can be used to mark a small number of very important branches (e.g., an inner loop branch). This can signal to hardware to use faster, smaller prediction structures for this information.

Table 2-13. Importance Hint

| ih Completer | Branch Predict Importance Hint |
| :--- | :--- |
| none | Less important |
| imp | More important |

```
Operation: tmp tag = IP + sign ext((timmg << 4), 13);
if (ip_relative_form) {
        tmp_target = IP + sign_ext((imm 21 << 4), 25);
        tmp_wh = ipwh;
    } else { // indirect_form
        tmp target = BR[㷇];
        tmp_wh = indwh;
}
branch_predict(tmp_wh, ih, return_form, tmp_target, tmp_tag);
```

Interruptions: None

## bsw - Bank Switch

| Format: | bsw. 0 | zero_form | B8 |
| :--- | :--- | :--- | :--- |
|  | bsw. 1 | one_form | B8 |

Description: This instruction switches to the specified register bank. The zero_form specifies Bank 0 for GR16 to GR31. The one_form specifies Bank 1 for GR16 to GR31. After the bank switch the previous register bank is no longer accessible but does retain its current state. If the new and old register banks are the same, bsw is effectively a nop, although there may be a performance degradation.

A bsw instruction must be the last instruction in an instruction group; otherwise, operation is undefined. Instructions in the same instruction group that access GR16 to GR31 reference the previous register bank. Subsequent instruction groups reference the new register bank.
This instruction can only be executed at the most privileged level, and when PSR.vm is 0.

This instruction cannot be predicated.

```
Operation: if (!followed_by_stop())
        undefined_behavior();
    if (PSR.cpl != 0)
        privileged_operation_fault(0);
    if (PSR.vm == 1)
    virtualization_fault();
if (zero_form)
    PSR.bn = 0;
else // one_form
    PSR.bn = 1;
```

Interruptions: Privileged Operation fault Virtualization fault
Serialization: This instruction does not require any additional instruction or data serialization operation. The bank switch occurs synchronously with its execution.

## chk - Speculation Check

| Format: | $(q p)$ chk.s $r_{2}$, target $t_{25}$ | pseudo-op |  |
| :--- | :--- | ---: | ---: |
|  | $(q p)$ chk.s.i $r_{2}$, target $t_{25}$ | control_form, i_unit_form, gr_form | I20 |
|  | $(q p)$ chk.s.m $r_{2}$, target $t_{25}$ | control_form, m_unit_form, gr_form | M20 |
|  | $(q p)$ chk.s $f_{2}$, target $t_{25}$ | control_form, fr_form | M21 |
|  | $(q p)$ chk.a.aclr $r_{1}$, target 25 | data_form, gr_form | M22 |
|  | $(q p)$ chk.a.aclr $f_{1}$, target $t_{25}$ | data_form, fr_form | M23 |

Description: The result of a control- or data-speculative calculation is checked for success or failure. If the check fails, a branch to target $_{25}$ is taken.

In the control_form, success is determined by a NaT indication for the source register. If the NaT bit corresponding to $\mathrm{GR} r_{2}$ is 1 (in the gr_form), or $\mathrm{FR} f_{2}$ contains a NaTVal (in the fr_form), the check fails.

In the data_form, success is determined by the ALAT. The ALAT is queried using the general register specifier $r_{1}$ (in the gr_form), or the floating-point register specifier $f_{1}$ (in the fr_form). If no ALAT entry matches, the check fails. An implementation may optionally cause the check to fail independent of whether an ALAT entry matches. A chk. a with general register specifier r0 or floating-point register specifiers f0 or f1 always fails.

The target $_{25}$ operand, in assembly, specifies a label to branch to. This is encoded in the instruction as a signed immediate displacement (imm $m_{21}$ ) between the target bundle and the bundle containing this instruction (imm $21=$ target $_{25}$ - IP >>4).

The branching behavior of this instruction can be optionally unimplemented. If the instruction would have branched, and the branching behavior is not implemented, then a Speculative Operation fault is taken and the value specified by $i m m_{21}$ is zero-extended and placed in the Interruption Immediate control register (IIM). The fault handler emulates the branch by sign-extending the IIM value, adding it to IIP and returning.

The control_form of this instruction for checking general registers can be encoded on either an I-unit or an M-unit. The pseudo-op can be used if the unit type to execute on is unimportant.

For the data_form, if an ALAT entry matches, the matching ALAT entry can be optionally invalidated, based on the value of the aclr completer (See Table 2-14).

Table 2-14. ALAT Clear Completer

| acIr Completer |  |
| :--- | :--- |
| clr | Invalidate matching ALAT entry |
| nc | Don't invalidate |

Note that if the clr value of the aclr completer is used and the check succeeds, the matching ALAT entry is invalidated. However, if the check fails (which may happen even if there is a matching ALAT entry), any matching ALAT entry may optionally be invalidated, but this is not required. Recovery code for data speculation, therefore, cannot rely on the absence of a matching ALAT entry.

```
Operation: if (PR[qp]) {
    if (control form) {
        if (fr_form && (tmp_isrcode = fp_reg_disabled(f2, 0, 0, 0)))
    disabled_fp_register_fault(tmp_isrcode, 0);
            check_type = gr_form ? CHKS_GENERAL : CHKS_FLOAT;
            fail = (gr_form && GR[r2].nat) || (fr_form && FR[f2] == NATVAL);
        } else { // data_form
            if (gr_form) {
                reg_type = GENERAL;
            check type = CHKA GENERAL;
            alat_index = r r ;
            always_fail = (alat_index == 0);
        } else { // fr_form
            reg type = FLOAT;
            check_type = CHKA_FLOAT;
            alat_index = f f;
            always_fail = ((alat_index == 0) || (alat_index == 1));
        }
        fail = (always_fail || (!alat_cmp(reg_type, alat_index)));
    }
    if (fail) {
        if (check_branch_implemented(check_type)) {
            taken_branch = 1;
            IP = IP + sign_ext((imm 21 << 4), 25);
            if (!impl_uia_fault_supported() &&
                    ((PSR.it && unimplemented_virtual_address(IP, PSR.vm))
                    || (!PSR.it && unimplemented physícal address(IP))))
                unimplemented_instruction_address_trap(0, IP);
            if (PSR.tb)
                taken_branch_trap();
        } else
            speculation_fault(check_type, zero_ext(imm}21, 21))
    } else if (data_form && (aclr == `clr'))
        alat_inval_single_entry(reg_type, alat_index);
}
```

Interruptions: Disabled Floating-point Register fault Unimplemented Instruction Address trap Speculative Operation fault

## clrrrb - Clear RRB

| Format: | clrrrb | all_form | B8 |
| :--- | :--- | ---: | :--- |
|  | clrrrb.pr | pred_form | B8 |

Description: In the all_form, the register rename base registers (CFM.rrb.gr, CFM.rrb.fr, and CFM.rrb.pr) are cleared. In the pred_form, the single register rename base register for the predicates (CFM.rrb.pr) is cleared.

This instruction must be the last instruction in an instruction group; otherwise, operation is undefined.
This instruction cannot be predicated.
Operation: if (!followed_by_stop())
undefined_behavior();
if (all_form) \{
CFM.rrb.gr $=0$;
CFM.rrb.fr $=0$;
CFM.rrb.pr = 0;
\} else \{ // pred_form
CFM.rrb.pr = 0;
\}
Interruptions: None

## clz - Count Leading Zeros

Format: $\quad(q p)$ clz $r_{1}=r_{3}$
Description: The number of leading zeros in GR $r_{3}$ is placed in GR $r_{1}$.
An Illegal Operation fault is raised on processor models that do not support the instruction. CPUID register 4 indicates the presence of the feature on the processor model. See Section 3.1.11, "Processor Identification Registers" on page 1:34 for details. This capability may also be determined using the test feature ( $t f$ ) instruction using the @clz operand.

```
Operation: if (PR[qp])
    if (!instruction_implemented(CLZ))
        illegal_operation_fault();
    check_target_register( (r1);
    tmp_val = 0;
    do {
        if (GR[r_ ] {63 - tmp_val} != 0) break;
    } while (tmp_val++ < 63);
    GR[r_] = tmp_val;
    GR[r_1].nat = GR[r [ ].nat;
}
```

Interruptions: Illegal Operation fault

## cmp - Compare

Format: $\quad(q p)$ cmp.crel.ctype $p_{1}, p_{2}=r_{2}, r_{3}$
(qp) cmp.crel.ctype $p_{1}, p_{2}=i m m_{8}, r_{3}$
(qp) cmp.crel.ctype $p_{1}, p_{2}=\mathrm{rO}, r_{3}$
(qp) cmp.crel.ctype $p_{1}, p_{2}=r_{3}, \mathrm{rO}$

| register_form <br> imm8_form | A68 |
| ---: | ---: |
| parallel_inequality_form | A7 |
| pseudo-op |  | pseudo-op

Description: The two source operands are compared for one of ten relations specified by crel. This produces a boolean result which is 1 if the comparison condition is true, and 0 otherwise. This result is written to the two predicate register destinations, $p_{1}$ and $p_{2}$. The way the result is written to the destinations is determined by the compare type specified by ctype.
The compare types describe how the predicate targets are updated based on the result of the comparison. The normal type simply writes the compare result to one target, and the complement to the other. The parallel types update the targets only for a particular comparison result. This allows multiple simultaneous OR-type or multiple simultaneous AND-type compares to target the same predicate register.

The unc type is special in that it first initializes both predicate targets to 0 , independent of the qualifying predicate. It then operates the same as the normal type. The behavior of the compare types is described in Table 2-15. A blank entry indicates the predicate target is left unchanged.

Table 2-15. Comparison Types

| ctype | $\begin{aligned} & \text { Pseudo-op } \\ & \text { of } \end{aligned}$ | $\operatorname{PR}[q p]==0$ |  | $\mathrm{PR}[q p]==1$ |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | Result==0, <br> No Source NaTs |  | Result==1, <br> No Source NaTs |  | One or More Source NaTs |  |
|  |  | $\operatorname{PR}\left[p_{1}\right]$ | $\mathrm{PR}\left[p_{2}\right]$ | $\operatorname{PR}\left[p_{1}\right]$ | $\operatorname{PR}\left[p_{2}\right]$ | $\operatorname{PR}\left[p_{1}\right]$ | $\mathrm{PR}\left[p_{2}\right]$ | $\operatorname{PR}\left[p_{1}\right]$ | $\operatorname{PR}\left[p_{2}\right]$ |
| none |  |  |  | 0 | 1 | 1 | 0 | 0 | 0 |
| unc |  | 0 | 0 | 0 | 1 | 1 | 0 | 0 | 0 |
| or |  |  |  |  |  | 1 | 1 |  |  |
| and |  |  |  | 0 | 0 |  |  | 0 | 0 |
| or.andcm |  |  |  |  |  | 1 | 0 |  |  |
| orcm | or |  |  | 1 | 1 |  |  |  |  |
| andcm | and |  |  |  |  | 0 | 0 | 0 | 0 |
|  | or.andcm |  |  | 0 | 1 |  |  |  |  |

In the register_form the first operand is $G R r_{2}$; in the imm8_form the first operand is taken from the sign-extended $i m m_{8}$ encoding field; and in the parallel_inequality_form the first operand must be GR 0 . The parallel_inequality_form is only used when the compare type is one of the parallel types, and the relation is an inequality ( $>,>=,<$, $<=)$. See below.

If the two predicate register destinations are the same ( $p_{1}$ and $p_{2}$ specify the same predicate register), the instruction will take an Illegal Operation fault, if the qualifying predicate is 1 , or if the compare type is unc.
Of the ten relations, not all are directly implemented in hardware. Some are actually pseudo-ops. For these, the assembler simply switches the source operand specifiers and/or switches the predicate target specifiers and uses an implemented relation. For some of the pseudo-op compares in the imm8_form, the assembler subtracts 1 from the immediate value, making the allowed immediate range slightly different. Of the six parallel compare types, three of the types are actually pseudo-ops. The assembler
simply uses the negative relation with an implemented type. The implemented relations and how the pseudo-ops map onto them are shown in Table 2-16 (for normal and unc type compares), and Table 2-17 (for parallel type compares).

Table 2-16. 64-bit Comparison Relations for Normal and unc Compares

| crel | Compare Relation (a rel b) | Register Form is a pseudo-op of |  |  | Immediate Form is a pseudo-op of |  |  | Immediate Range |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| eq <br> ne | $\begin{aligned} & a==b \\ & a!=b \end{aligned}$ | eq |  | $p_{1} \leftrightarrow p_{2}$ | eq |  | $p_{1} \leftrightarrow p_{2}$ | $\begin{array}{lll} \hline-128 & . . & 127 \\ -128 & . . & 127 \end{array}$ |
| $\begin{array}{\|l\|} \hline \text { It } \\ \text { le } \\ \text { gt } \\ \text { ge } \end{array}$ | $\begin{aligned} & a<b \quad \text { signed } \\ & a<=b \\ & a>b \\ & a>=b \end{aligned}$ |  | $\begin{aligned} & \mathrm{a} \leftrightarrow \mathrm{~b} \\ & \mathrm{a} \leftrightarrow \mathrm{~b} \end{aligned}$ | $p_{1} \leftrightarrow p_{2}$ $p_{1} \leftrightarrow p_{2}$ | It It It | $\begin{aligned} & a-1 \\ & a-1 \end{aligned}$ | $\begin{aligned} & p_{1} \leftrightarrow p_{2} \\ & p_{1} \leftrightarrow p_{2} \end{aligned}$ | $\begin{array}{lll} -128 & . . & 127 \\ -127 & . . & 128 \\ -127 & . . & 128 \\ -128 & . . & 127 \end{array}$ |
| Itu <br> leu | $a<b \quad$ unsigned $a<=b$ |  | $a \leftrightarrow b$ | $p_{1} \leftrightarrow p_{2}$ | Itu | a-1 |  | $\begin{aligned} & 0 . .127, \\ & 2^{64}-128 . .2^{64}-1 \\ & 1 . .128, \\ & 2^{64}-127 . .2^{64} \end{aligned}$ |
| gtu | $a>b$ |  | $\mathrm{a} \leftrightarrow \mathrm{~b}$ |  | Itu | $a-1$ | $p_{1} \leftrightarrow p_{2}$ | $\begin{aligned} & 1 . .128 \\ & 2^{64}-127 . . \\ & 2^{64} \end{aligned}$ |
| geu | $a>=b$ | Itu |  | $p_{1} \leftrightarrow p_{2}$ | Itu |  | $p_{1} \leftrightarrow p_{2}$ | $\begin{aligned} & 0 . .127, \\ & 2^{64}-128 . .2^{64}-1 \end{aligned}$ |

The parallel compare types can be used only with a restricted set of relations and operands. They can be used with equal and not-equal comparisons between two registers or between a register and an immediate, or they can be used with inequality comparisons between a register and GR 0 . Unsigned relations are not provided, since they are not of much use when one of the operands is zero. For the parallel inequality comparisons, hardware only directly implements the ones where the first operand (GR $r_{2}$ ) is GR 0 . Comparisons where the second operand is GR 0 are pseudo-ops for which the assembler switches the register specifiers and uses the opposite relation.
Table 2-17. 64-bit Comparison Relations for Parallel Compares

| crel | Compare Relation (a rel b) |  | Register Form is a pseudo-op of | Immediate Range |
| :---: | :---: | :---: | :---: | :---: |
| eq ne | $\begin{aligned} & a==b \\ & a!=b \end{aligned}$ |  |  | $\begin{array}{\|lll} \hline-128 & . . & 127 \\ -128 & . . & 127 \end{array}$ |
| It <br> It <br> le <br> le <br> gt <br> gt <br> ge <br> ge | $\begin{aligned} & 0<b \\ & a<0 \\ & 0<=b \\ & a<=0 \\ & 0>b \\ & a>0 \\ & 0>=b \\ & a>=0 \end{aligned}$ | gt <br> ge <br> It <br> le | $a \leftrightarrow b$ <br> $a \leftrightarrow b$ $a \leftrightarrow b$ $a \leftrightarrow b$ | no immediate forms |

```
Operation: if (PR[qp]) {
        if ( }\mp@subsup{p}{1}{}== \mp@subsup{p}{2}{}
            illegal_operation_fault();
    tmp_nat = (register_form ? GR[r_2].nat : 0) || GR[r_3].nat;
    if (register form)
            tmp_src = GR[ [ < ] ;
    else if (imm8_form)
            tmp_src = sign_ext(imm8, 8);
    else // parallel_inequality_form
            tmp_src = 0;
        if (crel == 'eq') tmp_rel = tmp_src == GR[r_];
        else if (crel == 'ne') tmp_rel = tmp_src != GR[r [ ] ;
        else if (crel == 'lt') tmp_rel = lesser_signed(tmp_src, GR[r_]);
        else if (crel == 'le') tmp_rel = lesser_equal_signed(tmp_src, GR[r_3]);
        else if (crel == 'gt') tmp_rel = greater_signed(tmp_src, GR[r_]);
        else if (crel == 'ge') tmp_rel = greater_equal_signed(tmp_src, GR[r_]);
        else if (crel == 'ltu') tmp_rel = lesser(tmp_src, GR[r_]);
        else if (crel == 'leu') tmp_rel = lesser_equal(tmp_src, GR[r_]);
        else if (crel == 'gtu') tmp_rel = greater(tmp_src, GR[r_]);
        else tmp_rel = greater_equal(tmp_src, GR[r_3]);//`geu'
        switch (ctype) {
            case `and': // and-type compare
                if (tmp_nat || !tmp_rel) {
                    PR[p] ] = 0;
                        PR[p2] = 0;
                }
                break;
            case 'or': // or-type compare
                if (!tmp_nat && tmp_rel) {
                    PR[p] = 1;
                    PR[p}[\mp@subsup{p}{2}{}]=1
                }
                break;
        case 'or.andcm': // or.andcm-type compare
            if (!tmp_nat && tmp_rel) {
                PR[p] ] = 1;
                        PR[\mp@subsup{p}{2}{}]=0;
            }
            break;
        case 'unc': // unc-type compare
        default: // normal compare
            if (tmp_nat) {
                    PR[\mp@subsup{p}{1}{}]=0;
                    PR[p}\mp@subsup{p}{2}{}]=0
            } else {
                    PR[p] = tmp_rel;
                    PR[p2] = !tmp_rel;
            }
            break;
        }
} else {
    if (ctype == 'unc') {
        if ( }\mp@subsup{p}{1}{}==\mp@subsup{p}{2}{}
```

cmp

```
                    illegal_operation_fault();
        PR[p1] = 0;
        PR[p2] = 0;
    }
}
```

Interruptions: Illegal Operation fault

## cmp4 - Compare 4 Bytes

Format: $\quad(q p) \mathrm{cmp} 4 . c r e l . c t y p e ~ p_{1}, p_{2}=r_{2}, r_{3}$
(qp) cmp4.crel.ctype $p_{1}, p_{2}=i m m_{8}, r_{3}$
(qp) cmp4.crel.ctype $p_{1}, p_{2}=r 0, r_{3}$
(qp) cmp4.crel.ctype $p_{1}, p_{2}=r_{3}, r 0$

| register_form | A6 |
| ---: | ---: |
| imm8_form | A8 |
| parallel_inequality_form | A7 |
| pseudo-op |  | pseudo-op

Description: The least significant 32 bits from each of two source operands are compared for one of ten relations specified by crel. This produces a boolean result which is 1 if the comparison condition is true, and 0 otherwise. This result is written to the two predicate register destinations, $p_{1}$ and $p_{2}$. The way the result is written to the destinations is determined by the compare type specified by ctype. See the Compare instruction and Table 2-15 on page 3:39.
In the register_form the first operand is GR $r_{2}$; in the imm8_form the first operand is taken from the sign-extended $i m m_{8}$ encoding field; and in the parallel_inequality_form the first operand must be GR 0 . The parallel_inequality_form is only used when the compare type is one of the parallel types, and the relation is an inequality ( $>,>=,<$, $<=$ ). See the Compare instruction and Table 2-17 on page 3:40.

If the two predicate register destinations are the same ( $p_{1}$ and $p_{2}$ specify the same predicate register), the instruction will take an Illegal Operation fault, if the qualifying predicate is 1 , or if the compare type is unc.
Of the ten relations, not all are directly implemented in hardware. Some are actually pseudo-ops. See the Compare instruction and Table 2-16 and Table 2-17 on page 3:40. The range for immediates is given below.

Table 2-18. Immediate Range for 32-bit Compares

| crel | Compare Relation (a rel b) | Immediate Range |
| :---: | :---: | :---: |
| eq ne | $\begin{aligned} & a==b \\ & a!=b \end{aligned}$ | $\begin{array}{lll} \hline-128 & . . & 127 \\ -128 & . . & 127 \end{array}$ |
| It le gt ge | $a<b$ signed <br> $a<=b$  <br> $a>b$  <br> $a>=b$  | $\begin{array}{lll} \hline-128 & . . & 127 \\ -127 & . . & 128 \\ -127 & . . & 128 \\ -128 & . . & 127 \end{array}$ |
| Itu leu gtu geu | $\begin{aligned} & a<b \\ & a<=b \\ & a>b \\ & a>=b \end{aligned}$ | $\begin{aligned} & 0 . .127,2^{32}-128 . .2^{32}-1 \\ & 1 . .128, \\ & 1 . .128, \\ & 122-127 . .2^{32}-127 . .2^{32} \\ & 0 . .127, \\ & 2^{32}-128 . . \\ & 2^{32}-1 \end{aligned}$ |

```
Operation: if (PR[qp]) \{
    if ( \(p_{1}==p_{2}\) )
        illegal_operation_fault();
    tmp_nat \(=\) (register form ? GR[ \(r_{2}\) ].nat : 0) || GR[r3].nat;
    if (register_form)
        tmp_src = GR[ \(\left.r_{2}\right]\);
    else if (imm8_form)
        tmp src = sign ext(imm 8 , 8);
    else // parallel_inequality_form
        tmp_src = 0;
    if (crel \(==\) 'eq') tmp rel \(=\operatorname{tmp} \operatorname{src}\{31: 0\}==\operatorname{GR}\left[r_{3}\right]\{31: 0\}\);
    else if (crel == 'ne') tmp_rel = tmp_src\{31:0\} != GR[ \(\left.r_{3}\right]\{31: 0\}\);
    else if (crel == 'lt')
        tmp_rel = lesser_signed(sign_ext(tmp_src, 32),
                                sign_ext (GR[r3], 32));
    else if (crel == 'le')
        tmp_rel = lesser_equal_signed (sign_ext(tmp_src, 32),
                                sign_ext(GR[r3], 32));
    else if (crel == 'gt')
        tmp_rel = greater_signed(sign_ext(tmp_src, 32),
        sign_ext (GR[r_3], 32));
    else if (crel == 'ge')
        tmp_rel = greater_equal_signed(sign_ext(tmp_src, 32),
                                sign ext (GR[ \(\left.\left.r_{3}\right], 32\right)\) );
    else if (crel == 'ltu')
        tmp_rel = lesser(zero_ext(tmp_src, 32),
                                zero_ext (GR[r_3], 32));
    else if (crel == 'leu')
        tmp_rel = lesser_equal(zero_ext(tmp_src, 32),
                zero_ext(GR[ \(\left.\left.r_{3}\right], 32\right)\) );
    else if (crel == 'gtu')
        tmp_rel = greater(zero_ext(tmp_src, 32),
                                zero_ext (GR[ \(\left.\left.r_{3}\right], 32\right)\) );
    else // 'geu'
        tmp_rel = greater_equal(zero_ext (tmp_src, 32),
                                zero ext (GR[ \(\left.\left.r_{3}\right], 32\right)\) );
    switch (ctype) \{
        case 'and': // and-type compare
            if (tmp_nat || !tmp_rel) \{
                \(\operatorname{PR}\left[p_{1}\right]=0\);
                \(\operatorname{PR}\left[p_{2}\right]=0 ;\)
        \}
        break;
    case 'or': // or-type compare
        if (!tmp_nat \&\& tmp_rel) \{
            \(\operatorname{PR}\left[p_{1}\right]=1\);
            \(\operatorname{PR}\left[p_{2}\right]=1\);
        \}
        break;
        case 'or.andcm': // or.andcm-type compare
            if (!tmp_nat \&\& tmp_rel) \{
                \(\operatorname{PR}\left[p_{1}\right]=1\);
```

```
                    PR[p}[\mp@subsup{p}{2}{}]=0
                        }
                    break;
            case 'unc': // unc-type compare
            default: // normal compare
                        if (tmp_nat) {
                PR[\mp@subsup{p}{1}{}]=0;
                PR[p}\mp@subsup{p}{2}{}]=0
                } else {
                PR[p] = tmp_rel;
                PR[p}[\mp@subsup{p}{2}{}]=!tmp_rel
                    }
                        break;
        }
} else {
    if (ctype == 'unc') {
        if ( }\mp@subsup{p}{1}{}== \mp@subsup{p}{2}{}
            illegal operation fault();
        PR[p1] = 0;
        PR[p}[\mp@subsup{p}{2}{}]=0
    }
}
```

Interruptions: Illegal Operation fault

## cmpxchg - Compare and Exchange

Format: (qp) cmpxchgsz.sem.ldhint $r_{1}=\left[r_{3}\right], r_{2}$, ar.ccv M16
$(q p)$ cmp8xchg16.sem.ldhint $r_{1}=\left[r_{3}\right], r_{2}$, ar.csd, ar.ccv sixteen_byte_form M16
Description: A value consisting of $s z$ bytes ( 8 bytes for cmp 8 xchg 16 ) is read from memory starting at the address specified by the value in GR $r_{3}$. The value is zero extended and compared with the contents of the cmpxchg Compare Value application register (AR[CCV]). If the two are equal, then the least significant sz bytes of the value in GR $r_{2}$ are written to memory starting at the address specified by the value in GR $r_{3}$. For cmp8xchg16, if the two are equal, then 8 -bytes from $\mathrm{GR} r_{2}$ are stored at the specified address ignoring bit 3 (GR $r_{3} \& \sim 0 \times 8$ ), and 8 bytes from the Compare and Store Data application register (AR[CSD]) are stored at that address +8 ((GR $\left.\left.r_{3} \& \sim 0 x 8\right)+8\right)$. The zero-extended value read from memory is placed in GR $r_{1}$ and the NaT bit corresponding to $\mathrm{GR} r_{1}$ is cleared.

The values of the sz completer are given in Table 2-19. The sem completer specifies the type of semaphore operation. These operations are described in Table 2-20. See Section 4.4.7, "Sequentiality Attribute and Ordering" on page 2:82 for details on memory ordering.

Table 2-19. Memory Compare and Exchange Size

| sz Completer | Bytes Accessed |
| :---: | :---: |
| 1 | 1 |
| 2 | 2 |
| 4 | 4 |
| 8 | 8 |

Table 2-20. Compare and Exchange Semaphore Types

| sem <br> Completer | Ordering <br> Semantics | Semaphore Operation |
| :--- | :--- | :--- |
| acq | Acquire | The memory read/write is made visible prior to all subsequent data memory <br> accesses. |
| rel | Release | The memory read/write is made visible after all previous data memory <br> accesses. |

If the address specified by the value in $\mathrm{GR} r_{3}$ is not naturally aligned to the size of the value being accessed in memory, an Unaligned Data Reference fault is taken independent of the state of the User Mask alignment checking bit, UM.ac (PSR.ac in the Processor Status Register). For the cmp8xchg16 instruction, the address specified must be 8-byte aligned.

The memory read and write are guaranteed to be atomic. For the cmp8xchg16 instruction, the 8 -byte memory read and the 16 -byte memory write are guaranteed to be atomic.

Both read and write access privileges for the referenced page are required. The write access privilege check is performed whether or not the memory write is performed.

This instruction is only supported to cacheable pages with write-back write policy. Accesses to NaTPages cause a Data NaT Page Consumption fault. Accesses to pages with other memory attributes cause an Unsupported Data Reference fault.

The value of the ldhint completer specifies the locality of the memory access. The values of the Idhint completer are given in Table 2-34 on page 3:152. Locality hints do not
affect program functionality and may be ignored by the implementation. See Section 4.4.6, "Memory Hierarchy Control and Consistency" on page 1:69 for details.

For cmp8xchg16, Illegal Operation fault is raised on processor models that do not support the instruction. CPUID register 4 indicates the presence of the feature on the processor model. See Section 3.1.11, "Processor Identification Registers" on page 1:34 for details.

```
Operation: if (PR[qp]) {
    size = sixteen_byte_form ? 16 : sz;
    if (sixteen_byte_form && !instruction_implemented(CMP8XCHG16))
        illegal_operation_fault();
    check target register( (r) ;
    if (GR[r_].nat || GR[r2].nat)
        register_nat_consumption_fault(SEMAPHORE);
    paddr = tlb_translate(GR[ r ] ], size, SEMAPHORE, PSR.cpl, &mattr,
                            &tmp_unused);
    if (!ma_supports_semaphores(mattr))
        unsupported_data_reference_fault(SEMAPHORE, GR[rr3]);
    if (sixteen_byte_form) {
        if (sem == `acq')
            val = mem_xchg16_cond (AR[CCV], GR[ re2], AR[CSD], paddr, UM.be,
                                    mattr, ACQUIRE, ldhint);
        else // 'rel'
            val = mem_xchg16_cond(AR[CCV], GR[ [r2], AR[CSD], paddr, UM.be,
                mattr, RELEASE, ldhint);
    } else {
        if (sem == 'acq')
            val = mem_xchg_cond(AR[CCV], GR[r2], paddr, size, UM.be, mattr,
                ACQUIRE, ldhint);
        else // `rel'
            val = mem_xchg_cond(AR[CCV], GR[r2], paddr, size, UM.be, mattr,
                RELEASE, ldhint);
        val = zero_ext(val, size * 8);
    }
    if (AR[CCV] == val)
        alat_inval_multiple_entries(paddr, size);
    GR[r_] = val;
    GR[r}\mp@subsup{r}{1}{}].nat = 0
}
```

Interruptions: Illegal Operation fault Register NaT Consumption fault Unimplemented Data Address fault Data Nested TLB fault Alternate Data TLB fault VHPT Data fault Data TLB fault Data Page Not Present fault Data NaT Page Consumption fault

Data Key Miss fault Data Key Permission fault Data Access Rights fault Data Dirty Bit fault Data Access Bit fault Data Debug fault Unaligned Data Reference fault Unsupported Data Reference fault

## cover - Cover Stack Frame

Format: cover
Description: A new stack frame of zero size is allocated which does not include any registers from the previous frame (as though all output registers in the previous frame had been locals). The register rename base registers are reset. If interruption collection is disabled (PSR.ic is zero), then the old value of the Current Frame Marker (CFM) is copied to the Interruption Function State register (IFS), and IFS.v is set to one.

A cover instruction must be the last instruction in an instruction group; otherwise, operation is undefined.

This instruction cannot be predicated.

```
Operation: if (!followed_by_stop())
    undefined_behavior();
if (PSR.cpl == 0 && PSR.vm == 1)
    virtualization fault();
alat_frame_update(CFM.sof, 0);
rse_preserve_frame(CFM.sof);
if (PSR.ic == 0) {
    CR[IFS].ifm = CFM;
    CR[IFS].v = 1;
}
CFM.sof = 0;
CFM.sol = 0;
CFM.sor = 0;
CFM.rrb.gr = 0;
CFM.rrb.fr = 0;
CFM.rrb.pr = 0;
```

Interruptions: Virtualization fault

## czx - Compute Zero Index

Format: $\quad(q p) \operatorname{czx} 1.1 r_{1}=r_{3}$
(qp) czx1.r $r_{1}=r_{3}$
(qp) czx2.1 $r_{1}=r_{3}$
(qp) czx2.r $r_{1}=r_{3}$

| one_byte_form, left_form | 129 |
| :---: | ---: |
| one_byte_form, right_form | 129 |
| two_byte_form, left_form | 129 |
| two_byte_form, right_form | 129 |

Description: $\quad \mathrm{GR} r_{3}$ is scanned for a zero element. The element is either an 8-bit aligned byte (one_byte_form) or a 16-bit aligned pair of bytes (two_byte_form). The index of the first zero element is placed in GR $r_{1}$. If there are no zero elements in $G R r_{3}$, a default value is placed in GR $r_{1}$. Table 2-21 gives the possible result values. In the left_form, the source is scanned from most significant element to least significant element, and in the right_form it is scanned from least significant element to most significant element.

Table 2-21. Result Ranges for czx

| Size | Element Width | Range of Result if Zero Element <br> Found | Default Result if No Zero Element <br> Found |
| :---: | :---: | :---: | :---: |
| 1 | 8 bit | $0-7$ | 8 |
| 2 | 16 bit | $0-3$ | 4 |

Operation: if (PR[qp]) \{ check_target_register $\left(r_{1}\right)$;
if (one_byte_form) \{ if (left_form) \{ // scan from most significant down if - ((GR[ $\left.\left.\left.r_{3}\right] \& 0 x f f 00000000000000\right)=0\right) \operatorname{GR}\left[r_{1}\right]=0$; else if ((GR[ $\left.r_{3}\right]$ \& $\left.\left.0 x 00 f f 000000000000\right)==0\right) \operatorname{GR}\left[r_{1}\right]=1$; else if ((GR[ $\left.r_{3}\right]$ \& $\left.\left.0 x 0000 f f 0000000000\right)==0\right) \operatorname{GR}\left[r_{1}\right]=2$; else if ((GR[ $\left.\left.\left.r_{3}\right] \& 0 x 000000 f f 00000000\right)==0\right) G R\left[r_{1}\right]=3$; else if $\left(\left(G R\left[r_{3}\right] \& 0 x 00000000 f f 000000\right)==0\right) \operatorname{GR}\left[r_{1}\right]=4$; else if ( (GR[ $\left.r_{3}\right]$ \& $\left.\left.0 \times 0000000000 f f 0000\right)==0\right) G R\left[r_{1}\right]=5$; else if ((GR[ $\left.\left.\left.r_{3}\right] \& 0 \times 000000000000 f f 00\right)==0\right) \operatorname{GR}\left[r_{1}\right]=6$; else if ((GR[ $\left.r_{3}\right]$ \& $\left.\left.0 x 00000000000000 f f\right)==0\right)$ GR[ $\left.r_{1}\right]=7$; else $\operatorname{GR}\left[r_{1}\right]=8$; \} else \{ // right_form scan from least significant up if ((GR[ $\left.\left.\left.r_{3}\right] \& 0 \times 00000000000000 \mathrm{ff}\right)==0\right) \quad \operatorname{GR}\left[r_{1}\right]=0$; else if ((GR[ $\left.\left.\left.r_{3}\right] \& 0 x 000000000000 \mathrm{ff00}\right)==0\right) \operatorname{GR}\left[r_{1}\right]=1$; else if $\left(\left(G R\left[r_{3}\right] \& 0 x 0000000000 f f 0000\right)==0\right) \operatorname{GR}\left[r_{1}\right]=2$; else if $\left(\left(\operatorname{GR}\left[r_{3}\right] \& 0 \times 00000000 f f 000000\right)==0\right) \operatorname{GR}\left[r_{1}\right]=3$; else if $\left(\left(G R\left[r_{3}\right] \& 0 x 000000 f f 00000000\right)==0\right) \operatorname{GR}\left[r_{1}\right]=4$; else if ((GR[ $\left.\left.\left.r_{3}\right] \& 0 x 0000 f f 0000000000\right)==0\right) \operatorname{GR}\left[r_{1}\right]=5$; else if $\left(\left(G R\left[r_{3}\right] \& 0 x 00 f f 000000000000\right)==0\right) \quad \operatorname{GR}\left[r_{1}\right]=6$; else if $\left(\left(G R\left[r_{3}\right] \& 0 x f f 00000000000000\right)==0\right) \operatorname{GR}\left[r_{1}\right]=7$; else GR[ $\left.r_{1}\right]=8$; \}
\} else \{ // two_byte_form if (left_form) \{- // scan from most significant down if - ((GR[ $\left.r_{3}\right]$ \& 0xffff000000000000) $\left.==0\right) \operatorname{GR}\left[r_{1}\right]=0$; else if ((GR[ $\left.r_{3}\right]$ \& $\left.\left.0 x 0000 f f f f 00000000\right)==0\right) G R\left[r_{1}\right]=1$; else if ((GR[ $\left.r_{3}\right]$ \& $\left.\left.0 x 00000000 f f f f 0000\right)==0\right)$ GR[ $\left.r_{1}\right]=2$; else if ( (GR $\left[r_{3}\right] \& 0 x 000000000000$ ffff) $\left.==0\right) \quad \operatorname{GR}\left[r_{1}\right]=3$; else GR[ $\left.r_{1}\right]=4$; \} else \{ // right_form scan from least significant up if ((GR[ $\left.\left.\left.r_{3}\right] \& 0 x 000000000000 \mathrm{ffff}\right)==0\right) \operatorname{GR}\left[r_{1}\right]=0$; else if ((GR[ $\left.\left.r_{3}\right] \& 0 \times 00000000 \mathrm{ffff0000)}==0\right) \operatorname{GR}\left[r_{1}\right]=1$;
czx

```
                    else if ((GR[r_] & 0x0000ffff00000000) == 0) GR[r_ ] = 2;
                    else if ((GR[r_] & 0xffff000000000000) == 0) GR[r_1] = 3;
                else GR[r_1] = 4;
        }
        }
    GR[rr_].nat = GR[r_ ].nat;
}
```

Interruptions: Illegal Operation fault

## dep - Deposit

Format: $\quad(q p) \operatorname{dep} r_{1}=r_{2}, r_{3}, p o s_{6}$, len $_{4}$
(qp) dep $r_{1}=i m m_{1}, r_{3}, \operatorname{pos}_{6}$, len $_{6}$
(qp) dep.z $r_{1}=r_{2}$, pos $_{6}$, len $_{6}$
(qp) dep.z $r_{1}=i m m_{8}, \operatorname{pos}_{6}, l e n_{6}$
merge_form, register_form merge_form, imm form
zero_form, register_form 112 zero_form, imm_form

Description: In the merge_form, a right justified bit field taken from the first source operand is deposited into the value in GR $r_{3}$ at an arbitrary bit position and the result is placed in GR $r_{1}$. In the register_form the first source operand is GR $r_{2}$; and in the imm_form it is the sign-extended value specified by $i m m_{1}$ (either all ones or all zeroes). The deposited bit field begins at the bit position specified by the pos $_{6}$ immediate and extends to the left (towards the most significant bit) a number of bits specified by the len immediate. Note that len has a range of $1-16$ in the register_form and 1-64 in the imm_form. The pos ${ }_{6}$ immediate has a range of 0 to 63 .

In the zero_form, a right justified bit field taken from either the value in GR $r_{2}$ (in the register_form) or the sign-extended value in imm $m_{8}$ (in the imm_form) is deposited into GR $r_{1}$ and all other bits in GR $r_{1}$ are cleared to zero. The deposited bit field begins at the bit position specified by the $\operatorname{pos}_{6}$ immediate and extends to the left (towards the most significant bit) a number of bits specified by the len immediate. The len immediate has a range of 1-64 and the $\mathrm{pos}_{6}$ immediate has a range of 0 to 63 .
In the event that the deposited bit field extends beyond bit 63 of the target, i.e., len + $p o s_{6}>64$, the most significant len + pos $_{6}-64$ bits of the deposited bit field are truncated. The len immediate is encoded as len minus 1 in the instruction.

The operation of dep $r_{1}=r_{2}, r_{3}, 36,16$ is illustrated in Figure 2-5.
Figure 2-5. Deposit Example (merge_form)


The operation of dep.z r1 $=r 2,36,16$ is illustrated in Figure 2-6.
Figure 2-6. Deposit Example (zero_form)


```
Operation: if (PR[qp]) \{
        check_target_register \(\left(r_{1}\right)\);
        if (imm_form) \{
        tmp_src = (merge_form ? sign_ext(imm1,1) : sign_ext(imm \(\left.\left.{ }_{8}, 8\right)\right) ;\)
        tmp_nat \(=\) merge \(\overline{\text { form }}\) ? \(\operatorname{GR}\left[r_{3}\right]\). nat : 0 ;
        tmp_len \(=\operatorname{len}_{6}\);
        \} else \{ // register_form
        tmp_src = GR[ \(\left.r_{2}\right]\);
        tmp_nat \(=\) (merge_form ? GR[ \(\left.r_{3}\right]\).nat : 0) || GR[ \(\left.r_{2}\right]\).nat;
        tmp_len = merge_form ? \(\operatorname{len}_{4}:\) len \(_{6}\);
    \}
    if (pos \({ }_{6}+\) tmp_len \(\left.u>64\right)\)
        tmp_len = 64 - pos \({ }_{6}\);
    if (merge_form)
        \(\operatorname{GR}\left[r_{1}\right]=\operatorname{GR}\left[r_{3}\right]\);
    else // zero form
        \(\operatorname{GR}\left[r_{1}\right]=0 ;\)
    \(\operatorname{GR}\left[r_{1}\right]\left\{\left(\operatorname{pos}_{6}+\operatorname{tmp} \_l e n-1\right): p o s_{6}\right\}=\operatorname{tmp} \_s r c\left\{\left(t m p \_l e n-1\right): 0\right\} ;\)
    \(\operatorname{GR}\left[r_{1}\right]\). nat \(=\) tmp_nat;
\}
```

Interruptions: Illegal Operation fault

## epc - Enter Privileged Code

```
Format: epc calls to higher-privileged routines without the overhead of an interruption.
If the check succeeds, then the privilege is increased as follows: and the new privilege comes from the TLB entry. to 0 (most privileged). instruction groups will be executed at the new, higher privilege level. taken (the current privilege level is unchanged). instruction.
This instruction cannot be predicated.
```

```
Operation: if (AR[PFS].ppl u< PSR.cpl)
```

Operation: if (AR[PFS].ppl u< PSR.cpl)
illegal_operation_fault();
illegal_operation_fault();
if (PSR.it)
if (PSR.it)
PSR.cpl = tlb_enter_privileged_code();
PSR.cpl = tlb_enter_privileged_code();
else
else
PSR.cpl = 0;

```
    PSR.cpl = 0;
```B8Description: This instruction increases the privilege level. The new privilege level is given by the TLB entry for the page containing this instruction. This instruction can be used to implement

Before increasing the privilege level, a check is performed. The PFS.ppl (previous privilege level) is checked to ensure that it is not more privileged than the current privilege level. If this check fails, the instruction takes an Illegal Operation fault.
- If instruction address translation is enabled and the page containing the epc instruction has execute-only page access rights and the privilege level assigned to the page is higher than (numerically less than) the current privilege level, then the current privilege level is set to the privilege level field in the translation for the page containing the epc instruction. This instruction can promote but cannot demote,

If instruction address translation is disabled, then the current privilege level is set

Instructions after the epc in the same instruction group may be executed at the old privilege level or the new, higher privilege level. Instructions in subsequent
- If the page containing the epc instruction has any other access rights besides execute-only, or if the privilege level assigned to the page is lower or equal to (numerically greater than or equal to) the current privilege level, then no action is

Note that the ITLB is actually only read once, at instruction fetch. Information from the access rights and privilege level fields from the translation is then used in executing this

Interruptions: Illegal Operation fault

\section*{extr - Extract}
\begin{tabular}{|c|c|c|}
\hline Format: & (qp) extr \(r_{1}=r_{3}\), pos \(_{6}\), len \(_{6}\) & signed_form \\
\hline & (qp) extr.u \(r_{1}=r_{3}, \operatorname{pos}_{6}\), len \({ }_{6}\) & unsigned_form \\
\hline
\end{tabular}

Description: A field is extracted from \(\mathrm{GR} r_{3}\), either zero extended or sign extended, and placed right-justified in GR \(r_{1}\). The field begins at the bit position given by the second operand and extends \(\mathrm{len}_{6}\) bits to the left. The bit position where the field begins is specified by the \(p o s_{6}\) immediate. The extracted field is sign extended in the signed_form or zero extended in the unsigned_form. The sign is taken from the most significant bit of the extracted field. If the specified field extends beyond the most significant bit of GR \(r_{3}\), the sign is taken from the most significant bit of GR \(r_{3}\). The immediate value len \(_{6}\) can be any number in the range 1 to 64 , and is encoded as \(l_{6}-1\) in the instruction. The immediate value \(\operatorname{pos}_{6}\) can be any value in the range 0 to 63 .

The operation of extr r1 = r3, 7, 50 is illustrated in Figure 2-7.
Figure 2-7. Extract Example

```

Operation: if (PR[qp]) {
check_target_register(r_);
tmp_len = len6;
if (pos6 + tmp_len u> 64)
tmp_len = 64 - pos6;
if (unsigned_form)
GR[r_1] = zero_ext(shift_right_unsigned(GR[r3], pos6), tmp_len);
else // signed_form
GR[r_] = sign_ext(shift_right_unsigned(GR[r3], pos6), tmp_len);
GR[r_].nat = GR[r_].nat;
}

```

Interruptions: Illegal Operation fault

\section*{fabs - Floating-point Absolute Value}

Format: \(\quad(q p)\) fabs \(f_{1}=f_{3}\) pseudo-op of: (qp) fmerge.s \(f_{1}=f 0, f_{3}\)

Description: The absolute value of the value in \(\operatorname{FR} f_{3}\) is computed and placed in \(\operatorname{FR} f_{1}\). If \(\operatorname{FR} f_{3}\) is a NaTVal, \(\operatorname{FR} f_{1}\) is set to \(N a T V a l\) instead of the computed result.

Operation: See "fmerge - Floating-point Merge" on page 3:80.

\section*{fadd - Floating-point Add}

Format: \(\quad(q p)\) fadd.pc.sf \(f_{1}=f_{3}, f_{2}\)
pseudo-op of: (qp) fma.pc.sf \(f_{1}=f_{3}, f 1, f_{2}\)
Description: \(\quad \mathrm{FR} f_{3}\) and \(\mathrm{FR} f_{2}\) are added (computed to infinite precision), rounded to the precision indicated by \(p c\) (and possibly FPSR.sf.pc and FPSR.sf.wre) using the rounding mode specified by FPSR.sf.rc, and placed in FR \(f_{1}\). If either \(\operatorname{FR} f_{3}\) or \(\operatorname{FR} f_{2}\) is a NaTVal, FR \(f_{1}\) is set to NaTVal instead of the computed result.

The mnemonic values for the opcode's \(p c\) are given in Table 2-22. The mnemonic values for sf are given in Table 2-23. For the encodings and interpretation of the status field's \(p c\), wre, and \(r c\), refer to Table 5-5 and Table 5-6 on page 1:90.

Table 2-22. Specified pc Mnemonic Values
\begin{tabular}{|c|c|}
\hline\(p c\) Mnemonic & Precision Specified \\
\hline.\(s\) & single \\
\hline. d & double \\
\hline none & dynamic \\
& (i.e. use pc value in status field) \\
\hline
\end{tabular}

Table 2-23. sf Mnemonic Values
\begin{tabular}{|c|c|}
\hline \(\boldsymbol{s f}\) Mnemonic & Status Field Accessed \\
\hline.\(s 0\) or none & \(\mathrm{sf0}\) \\
\hline.\(s 1\) & \(\mathrm{sf1}\) \\
\hline. s 2 & sf 2 \\
\hline. s 3 & \(\mathrm{sf3}\) \\
\hline
\end{tabular}

Operation: See "fma - Floating-point Multiply Add" on page 3:77.

\section*{famax - Floating-point Absolute Maximum}
Format: \(\quad(q p)\) famax.sf \(f_{1}=f_{2}, f_{3}\)

Description: The operand with the larger absolute value is placed in \(\mathrm{FR} \mathrm{f}_{1}\). If the magnitude of \(\mathrm{FR} f_{2}\) equals the magnitude of \(\mathrm{FR} f_{3}, \mathrm{FR} f_{1}\) gets \(\mathrm{FR} f_{3}\).
If either FR \(f_{2}\) or \(\operatorname{FR} f_{3}\) is a \(\mathrm{NaN}, \mathrm{FR} f_{1}\) gets \(\mathrm{FR} f_{3}\).
If either \(\mathrm{FR} f_{2}\) or \(\mathrm{FR} f_{3}\) is a \(\mathrm{NaTVal}, \mathrm{FR} f_{1}\) is set to NaTVal instead of the computed result.
This operation does not propagate NaNs the same way as other arithmetic floating-point instructions. The Invalid Operation is signaled in the same manner as the fcmp.lt operation.

The mnemonic values for sf are given in Table 2-23 on page 3:56.
```

Operation: if (PR[qp]) {
fp_check_target_register(f_);
if (tmp_isrcode = fp_reg_disabled(f1, f2, fl, 0))
disabled_fp_register_fault(tmp_isrcode, 0);
if (fp_is_natval(FR[f_]) || fp_is_natval(FR[f_])) {
FR[ff] = NATVAL;
} else {
fminmax_exception_fault_check( f2, f3, sf, \&tmp_fp_env);
if (fp_raise_fault(tmp_fp_env))
fp_exception_fault(fp_decode_fault(tmp_fp_env));
tmp_right = fp_reg_read(FR[ffl);
tmp_left = fp_reg_read(FR[f_]);
tmp_right.sign = FP_SIGN_POSITIVE;
tmp_left.sign = FP_SIGN_POSITIVE;
tmp_bool_res = fp_less_than(tmp_left, tmp_right);
FR[ffl = tmp_bool_res ? FR[f_ ] : FR[ff_];
fp_update_fpsr(sf, tmp_fp_env);
}
fp_update_psr(f_);
}

```

FP Exceptions: Invalid Operation (V)
Denormal/Unnormal Operand (D)
Software Assist (SWA) fault
Interruptions: Illegal Operation fault Floating-point Exception fault Disabled Floating-point Register fault

\section*{famin - Floating-point Absolute Minimum}

Format: \(\quad(q p)\) famin.sf \(f_{1}=f_{2}, f_{3}\)
Description: The operand with the smaller absolute value is placed in \(\operatorname{FR} f_{1}\). If the magnitude of \(\operatorname{FR} f_{2}\) equals the magnitude of \(\operatorname{FR} f_{3}, \mathrm{FR} f_{1}\) gets \(\mathrm{FR} f_{3}\).
If either \(\operatorname{FR} f_{2}\) or \(\operatorname{FR} f_{3}\) is a \(\mathrm{NaN}, \mathrm{FR} f_{1}\) gets \(\operatorname{FR} f_{3}\).
If either \(\mathrm{FR} f_{2}\) or \(\mathrm{FR} f_{3}\) is a NaTVal, \(\mathrm{FR} f_{1}\) is set to NaTVal instead of the computed result.
This operation does not propagate NaNs the same way as other arithmetic floating-point instructions. The Invalid Operation is signaled in the same manner as the fcmp.lt operation.
The mnemonic values for sf are given in Table 2-23 on page 3:56.
```

Operation: if (PR[qp]) {
fp_check_target_register (f_);
if(tmp_isrcode = fp_reg_disabled(fl, fl, fl, f3, 0))
disabled_fp_register_fault(tmp_isrcode, 0);
if (fp_is_natval(FR[f_]) || fp_is_natval(FR[ff])) {
FR[ff] = NATVAL;
} else {
fminmax_exception_fault_check(f2, f3, sf, \&tmp_fp_env);
if (fp_raise_fault(tmp_fp_env))
fp_exception_fault(fp_decode_fault(tmp_fp_env));
tmp_left = fp_reg_read(FR[f_ ]);
tmp_right = fp_reg_read(FR[f_]);
tmp_left.sign = FP_SIGN_POSITIVE;
tmp_right.sign = FP SIGN}\mathrm{ POSITIVE;
tmp_bool_res = fp_lesss_than(tmp_left, tmp_right);
FR[\mp@subsup{f}{1}{\prime}] = tmp_bool_res ? FR[f_ ] : FR[f_ ];
fp_update_fpsr(sf, tmp_fp_env);
}
fp_update_psr(f_);
}

```

FP Exceptions: Invalid Operation (V)
Denormal/Unnormal Operand (D) Software Assist (SWA) fault

Interruptions: Illegal Operation fault Floating-point Exception fault
Disabled Floating-point Register fault

\section*{fand - Floating-point Logical And}

Format: \(\quad(q p)\) fand \(f_{1}=f_{2}, f_{3}\)
Description: The bit-wise logical AND of the significand fields of \(\operatorname{FR} f_{2}\) and \(F R f_{3}\) is computed. The resulting value is stored in the significand field of \(F R f_{1}\). The exponent field of \(F R f_{1}\) is set to the biased exponent for \(2.0^{63}(0 \times 1003 \mathrm{E})\) and the sign field of \(F R f_{1}\) is set to positive (0).

If either FR \(f_{2}\) or \(\operatorname{FR} f_{3}\) is a \(\mathrm{NaTVal}, \mathrm{FR} f_{1}\) is set to NaTVal instead of the computed result.
Operation: if ( \(\mathrm{PR}[q p]\) ) \{
fp_check_target_register (f \(f_{1}\) );
if \({ }^{-}\)(tmp_-isrcode \(=\)fp_reg_disabled ( \(\left.f_{1}, f_{2}, f_{3}, 0\right)\) )
disabled_fp_register_fault(tmp_isrcode, 0);
if (fp_is_natval (FR[f2]) || fp_is_natval (FR[f \(\left.\left.f_{3}\right]\right)\) ) \{ \(\operatorname{FR}\left[f_{1}\right]=\) NATVAL;
\} else \{
\(\operatorname{FR}\left[f_{1}\right]\).significand \(=\operatorname{FR}\left[f_{2}\right]\). significand \& \(\operatorname{FR}\left[f_{3}\right]\).significand;
\(\operatorname{FR}\left[f_{1}\right]\).exponent \(=\) FP_INTEGER_EXP;
\(\operatorname{FR}\left[f_{1}\right] \cdot\) sign \(=\) FP_SIGN_POSITIVE;
\}
fp_update_psr(f \(f_{1}\);
\}
FP Exceptions: None
Interruptions: Illegal Operation fault
Disabled Floating-point Register fault

\section*{fandem - Floating-point And Complement}
Format: (qp) fandcm \(f_{1}=f_{2}, f_{3} \quad\) F9

Description: The bit-wise logical AND of the significand field of \(\mathrm{FR} f_{2}\) with the bit-wise complemented significand field of \(\mathrm{FR} f_{3}\) is computed. The resulting value is stored in the significand field of \(F R f_{1}\). The exponent field of \(F R f_{1}\) is set to the biased exponent for \(2.0^{63}\) ( \(0 \times 1003 E\) ) and the sign field of \(F R f_{1}\) is set to positive (0).
If either \(\mathrm{FR} f_{2}\) or \(\mathrm{FR} f_{2}\) is a NaTVal, \(\mathrm{FR} f_{1}\) is set to NaTVal instead of the computed result.
```

Operation: if (PR[qp]) {
fp_check_target_register(f_);
if (tmp_isrcode = fp_reg_disabled(f_ (flll}\mp@subsup{f}{2}{\prime},\mp@subsup{f}{3}{},0)
disabled_fp_register_fault(tmp_isrcode, 0);
if (fp_is_natval(FR[f2]) || fp_is_natval(FR[f_])) {
FR[ff] = NATVAL;
} else {
FR[ff].significand = FR[f_ ].significand \& ~ FR[f_ ] .significand;
FR[ffl].exponent = FP_INTEGER_EXP;
FR[ff].sign = FP_SIGN_POSITIVE;
}
fp_update_psr(f_);
}

```

FP Exceptions: None
Interruptions: Illegal Operation fault
Disabled Floating-point Register fault

\section*{fc - Flush Cache}
Format:
(qp) fc \(r_{3}\)
\((q p)\) fc.i \(r_{3}\)\(\quad\)\begin{tabular}{l} 
Invalidate_line_form
\end{tabular} M28

Interruptions: Register NaT Consumption fault Unimplemented Data Address fault Data Nested TLB fault Alternate Data TLB fault VHPT Data fault

Data TLB fault Data Page Not Present fault Data NaT Page Consumption fault Data Access Rights fault

\section*{fchkf - Floating-point Check Flags}
```

Format: }\quad(qp) fchkf.sf target 25
F14
Description: The flags in FPSR.sf.flags are compared with FPSR.s0.flags and FPSR.traps. If any flags set in FPSR.sf.flags correspond to FPSR.traps which are enabled, or if any flags set in FPSR.sf.flags are not set in FPSR.s0.flags, then a branch to target ${ }_{25}$ is taken.
The target $_{25}$ operand, specifies a label to branch to. This is encoded in the instruction as a signed immediate displacement $\left(i m m_{21}\right)$ between the target bundle and the bundle containing this instruction $\left(\right.$ imm $_{21}=$ target $_{25}-$ IP $\gg 4$ ).
The branching behavior of this instruction can be optionally unimplemented. If the instruction would have branched, and the branching behavior is not implemented, then a Speculative Operation fault is taken and the value specified by $\mathrm{imm}_{21}$ is zero-extended and placed in the Interruption Immediate control register (IIM). The fault handler emulates the branch by sign-extending the IIM value, adding it to IIP and returning.
The mnemonic values for sf are given in Table $2-23$ on page $3: 56$.

```
```

Operation: if (PR[qp]) {

```
Operation: if (PR[qp]) {
    switch (sf) {
    switch (sf) {
        case 's0':
        case 's0':
            tmp_flags = AR[FPSR].sf0.flags;
            tmp_flags = AR[FPSR].sf0.flags;
            break;
            break;
        case 's1':
        case 's1':
            tmp flags = AR[FPSR].sf1.flags;
            tmp flags = AR[FPSR].sf1.flags;
            break;
            break;
        case 's2':
        case 's2':
            tmp_flags = AR[FPSR].sf2.flags;
            tmp_flags = AR[FPSR].sf2.flags;
            break;
            break;
        case 's3':
        case 's3':
            tmp_flags = AR[FPSR].sf3.flags;
            tmp_flags = AR[FPSR].sf3.flags;
            break;
            break;
    }
    }
    if ((tmp_flags & ~AR[FPSR].traps) || (tmp_flags & ~AR[FPSR].sf0.flags)) {
    if ((tmp_flags & ~AR[FPSR].traps) || (tmp_flags & ~AR[FPSR].sf0.flags)) {
        if (check_branch_implemented(FCHKF)) {
        if (check_branch_implemented(FCHKF)) {
            taken_branch = 1;
            taken_branch = 1;
            IP = IP + sign_ext((imm21 << 4), 25);
            IP = IP + sign_ext((imm21 << 4), 25);
            if (!impl_uia_fault_supported() &&
            if (!impl_uia_fault_supported() &&
                ((PSR.it && unimplemented_virtual_address(IP, PSR.vm))
                ((PSR.it && unimplemented_virtual_address(IP, PSR.vm))
                || (!PSR.it && unimplemented_physical_address(IP)))
                || (!PSR.it && unimplemented_physical_address(IP)))
                unimplemented_instruction_address_trap(0, IP);
                unimplemented_instruction_address_trap(0, IP);
            if (PSR.tb)
            if (PSR.tb)
                taken_branch_trap();
                taken_branch_trap();
        } else
        } else
            speculation_fault(FCHKF, zero_ext(imm 21, 21));
            speculation_fault(FCHKF, zero_ext(imm 21, 21));
    }
    }
}
```

}

```

FP Exceptions: None
Interruptions: Speculative Operation fault Unimplemented Instruction Address trap

\section*{fclass - Floating-point Class}

Format: \(\quad(q p)\) fclass.fcrel.fctype \(p_{1}, p_{2}=f_{2}\), fclass \(_{9}\)
Description: The contents of \(\mathrm{FR} f_{2}\) are classified according to the fclass \(_{9}\) completer as shown in Table 2-25. This produces a boolean result based on whether the contents of FR \(f_{2}\) agrees with the floating-point number format specified by \(f_{c l a s s_{9}}\), as specified by the fcrel completer. This result is written to the two predicate register destinations, \(p_{1}\) and \(p_{2}\). The result written to the destinations is determined by the compare type specified by fctype.

The allowed types are Normal (or none) and unc. See Table 2-26 on page 3:67. The assembly syntax allows the specification of membership or non-membership and the assembler swaps the target predicates to achieve the desired effect.

Table 2-24. Floating-point Class Relations
\begin{tabular}{|l|l|}
\hline \multicolumn{1}{|c|}{ fcrel } & \multicolumn{1}{c|}{ Test Relation } \\
\hline m & \(\mathrm{FR}_{2}\) agrees with the pattern specified by fclass \(_{9}\) (is a member) \\
\hline nm & \(\mathrm{FR} f_{2}\) does not agree with the pattern specified by fclass \(_{9}\) (is not a member) \\
\hline
\end{tabular}

A number agrees with the pattern specified by fclass \(_{9}\) if:
- the number is NaTVal and fclass \(_{9}\{8\}\) is 1 , or
- the number is a quiet NaN and fclass \(_{9}\{7\}\) is 1 , or
- the number is a signaling NaN and fclass \(_{9}\{6\}\) is 1 , or
- the sign of the number agrees with the sign specified by one of the two low-order bits of fclass \(_{9}\), and the type of the number (disregarding the sign) agrees with the number-type specified by the next four bits of fclass \(g_{9}\), as shown in Table 2-25.
Note: An fclass \({ }_{9}\) of \(0 \times 1 F F\) is equivalent to testing for any supported operand.
The class names used in Table 2-25 are defined in Table 5-2, "Floating-point Register Encodings" on page 1:86.

Table 2-25. Floating-point Classes
\begin{tabular}{|l|l|l|}
\hline \multicolumn{1}{|c|}{ fclass \({ }_{9}\)} & \multicolumn{1}{c|}{ Class } & Mnemonic \\
\hline Either these cases can be tested for & \\
\hline \(0 \times 0100\) & NaTVal & @nat \\
\hline \(0 \times 080\) & Quiet NaN & @qnan \\
\hline \(0 \times 040\) & Signaling NaN & @snan \\
\hline or the OR of the following two cases & Positive & \\
\hline \(0 \times 001\) & Negative & @pos \\
\hline 0x002 & @ero & @neg \\
\hline AND'ed with OR of the following four cases & Unnormalized & @zero \\
\hline \(0 \times 004\) & Normalized & @unorm \\
\hline \(0 \times 008\) & Infinity & @norm \\
\hline \(0 \times 010\) & @inf \\
\hline \(0 \times 020\) & & \\
\hline
\end{tabular}
```

Operation: if (PR[qp]) {
if ( }\mp@subsup{p}{1}{}==\mp@subsup{p}{2}{}
illegal_operation_fault();
if (tmp_isrcode = fp_reg_disabled(f2, 0, 0, 0))
disabled_fp_register_fault(tmp_isrcode, 0);
tmp_rel = ((fclassg{0} \&\& !FR[f2].sign || fclassg{1} \&\& FR[ff_.sign)
\&\& ((fclassg{2} \&\& fp_is_zero(FR[f2]))||
(fclassg{3} \&\& fp_is_unorm(FR[f2])) ||
(fclassg{4} \&\& fp_is_normal(FR[f_])) ||
(fclassg{5} \&\& fp_is_inf(FR[f fl))
)
)
|| (fclassg{6} \&\& fp_is_snan(FR[f fl))
|| (fclassg{7} \&\& fp_is_qnan(FR[f_]))
|| (fclassg{8} \&\& fp_is_natval(FR[f2]));
tmp_nat = fp_is_natval(FR[ff]) \&\& (!fclassg{8});
if (tmp_nat) {
PR[\mp@subsup{p}{1}{}]=0;
PR[p}\mp@subsup{p}{2}{}]=0
} else {
PR[p, ] = tmp_rel;
PR[p_ ] = !tmp_rel;
}
} else {
if (fctype == 'unc') {
if ( }\mp@subsup{p}{1}{}== \mp@subsup{p}{2}{\prime
illegal operation fault();
PR[p] ] = 0;
PR[p
}
}

```

FP Exceptions: None
Interruptions: Illegal Operation fault
Disabled Floating-point Register fault

\section*{fclrf - Floating-point Clear Flags}

Format: (qp) fclrf.sf F13
Description: The status field's 6-bit flags field is reset to zero.
The mnemonic values for sf are given in Table 2-23 on page 3:56.
Operation: if ( \(\mathrm{PR}[q p]\) ) \{
fp_set_sf_flags(sf, 0);
\}
FP Exceptions: None
Interruptions: None

\section*{fcmp - Floating-point Compare}
Format: \(\quad(q p)\) fcmp.frel.fctype.sf \(p_{1}, p_{2}=f_{2}, f_{3}\)

Description: The two source operands are compared for one of twelve relations specified by frel. This produces a boolean result which is 1 if the comparison condition is true, and 0 otherwise. This result is written to the two predicate register destinations, \(p_{1}\) and \(p_{2}\). The way the result is written to the destinations is determined by the compare type specified by fctype. The allowed types are Normal (or none) and unc.

Table 2-26. Floating-point Comparison Types
\begin{tabular}{|c|c|c|c|c|c|c|c|c|}
\hline \multirow{3}{*}{fctype} & \multicolumn{2}{|r|}{\multirow[b]{2}{*}{\(\operatorname{PR}[q p]==0\)}} & \multicolumn{6}{|c|}{PR[qp]==1} \\
\hline & & & \multicolumn{2}{|l|}{\begin{tabular}{l}
Result==0, \\
No Source NaTVals
\end{tabular}} & \multicolumn{2}{|l|}{\begin{tabular}{l}
Result==1, \\
No Source NaTVals
\end{tabular}} & \multicolumn{2}{|l|}{One or More Source NaTVals} \\
\hline & \(\operatorname{PR}\left[p_{1}\right]\) & PR[ \(p_{2}\) ] & PR[ \(p_{1}\) ] & \(\mathrm{PR}\left[p_{2}\right]\) & PR[ \(p_{1}\) ] & \(\mathrm{PR}\left[p_{2}\right]\) & \(\mathrm{PR}\left[p_{1}\right]\) & \(\mathrm{PR}\left[p_{2}\right]\) \\
\hline none unc & 0 & 0 & & \[
\begin{aligned}
& 1 \\
& 1
\end{aligned}
\] & \[
\begin{aligned}
& 1 \\
& 1
\end{aligned}
\] & \[
\begin{aligned}
& 0 \\
& 0
\end{aligned}
\] & \[
\begin{aligned}
& 0 \\
& 0
\end{aligned}
\] & \\
\hline
\end{tabular}

The mnemonic values for sf are given in Table 2-23 on page 3:56.
The relations are defined for each of the comparison types in Table 2-27. Of the twelve relations, not all are directly implemented in hardware. Some are actually pseudo-ops. For these, the assembler simply switches the source operand specifiers and/or switches the predicate target specifiers and uses an implemented relation.

Table 2-27. Floating-point Comparison Relations
\begin{tabular}{|c|c|c|c|c|c|}
\hline frel & frel Completer Unabbreviated & Relation & & Pseudo-op of & Quiet NaN as Operand Signals Invalid \\
\hline eq & equal & \(f_{2}=f_{3}\) & & & No \\
\hline It & less than & \(f_{2}<f_{3}\) & & & Yes \\
\hline le & less than or equal & \(f_{2}<=f_{3}\) & & & Yes \\
\hline gt & greater than & \(f_{2}>f_{3}\) & It & \(f_{2} \leftrightarrow f_{3}\) & Yes \\
\hline ge & greater than or equal & \(f_{2}>=f_{3}\) & le & \(f_{2} \leftrightarrow f_{3}\) & Yes \\
\hline unord & unordered & \(f_{2} ? f_{3}\) & & & No \\
\hline neq & not equal & \(!\left(f_{2}==f_{3}\right)\) & eq & \(p_{1} \leftrightarrow p_{2}\) & No \\
\hline nlt & not less than & \(!\left(f_{2}<f_{3}\right)\) & It & \(p_{1} \leftrightarrow p_{2}\) & Yes \\
\hline nle & not less than or equal & ! \(\left(f_{2}<=f_{3}\right)\) & le & \(p_{1} \leftrightarrow p_{2}\) & Yes \\
\hline ngt & not greater than & \(!\left(f_{2}>f_{3}\right)\) & It & \(f_{2} \leftrightarrow f_{3} \quad p_{1} \leftrightarrow p_{2}\) & Yes \\
\hline nge & not greater than or equal & \(!\left(f_{2}>=f_{3}\right)\) & le & \(f_{2} \leftrightarrow f_{3} \quad p_{1} \leftrightarrow p_{2}\) & Yes \\
\hline ord & ordered & ! \(\left(f_{2} ? f_{3}\right)\) & unord & \(p_{1} \leftrightarrow p_{2}\) & No \\
\hline
\end{tabular}
```

Operation: if (PR[qp]) \{
if $\left(p_{1}==p_{2}\right)$
illegal_operation_fault();
if (tmp_isrcode = fp_reg_disabled (f2, $\left.f_{3}, 0,0\right)$ )
disabled_fp_register_fault(tmp_isrcode, 0);
if (fp_is_natval (FR[f2]) || fp_is_natval (FR[f $\left.\left.f_{3}\right]\right)$ ) \{
$\operatorname{PR}\left[p_{1}\right]=0$;
$\operatorname{PR}\left[p_{2}\right]=0 ;$
\} else \{
fcmp_exception_fault_check ( $\left.f_{2}, f_{3}, f r e l, ~ s f, ~ \& t m p \_f p \_e n v\right) ;$
if (fp_raise_fault(tmp_fp_env))
fp_exception_fault(fp_decode_fault(tmp_fp_env));
tmp_fr2 = fp_reg_read $\left(\operatorname{FR}\left[f_{2}\right]\right)$;
tmp_fr3 = fp_reg_read (FR[fl]);
if (frel == 'eq') tmp_rel = fp_equal (tmp_fr2,
tmp_fr3);
else if (frel == 'lt') tmp_rel = fp_less_than(tmp_fr2,
tmp_fr3);
else if (frel == 'le') tmp_rel = fp_lesser_or_equal(tmp_fr2,
tmp_fr3);
else if (frel == 'gt') tmp_rel = fp_less_than(tmp_fr3,
tmp_fr2);
else if (frel == 'ge') tmp_rel = fp_lesser_or_equal(tmp_fr3,
tmp_fr2);
else if (frel == `unord')tmp_rel = fp_unordered(tmp_fr2,                                     tmp_fr3);         else if (frel == 'neq') tmp_rel = !fp_equal(tmp_fr2,                                     tmp_fr3);         else if (frel == 'nlt') tmp_rel = !fp_less_than(tmp_fr2,                             tmp_fr3);         else if (frel == 'nle') tmp_rel = !fp_lesser_or_equal(tmp_fr2,                         tmp fr3);         else if (frel == 'ngt') tmp_rel = !fp_less_than(tmp_fr3,                 tmp_fr2);         else if (frel == 'nge') tmp_rel = !fp_lesser_or_equal(tmp_fr3,                         tmp fr2);         else tmp_rel = !fp_unordered(tmp_fr2,                                     tmp_fr3); //`ord'
$\operatorname{PR}\left[p_{1}\right]=$ tmp_rel;
$\operatorname{PR}\left[p_{2}\right]=$ !tmp_rel;
fp_update_fpsr(sf, tmp_fp_env);
\}
\} else \{
if (fctype == 'unc') \{
if ( $p_{1}==p_{2}$ )
illegal_operation_fault();
$\operatorname{PR}\left[p_{1}\right]=0$;
$\operatorname{PR}\left[p_{2}\right]=0 ;$
\}
\}

```

FP Exceptions: Invalid Operation (V)
Denormal/Unnormal Operand (D)
Software Assist (SWA) fault
Interruptions: Illegal Operation fault
Floating-point Exception fault

\section*{fcvt.fx - Convert Floating-point to Integer}
```

Format:

```
\((q p)\) fcvt.fx.sf \(f_{1}=f_{2}\)
(qp) fcvt.fx.trunc.sf \(f_{1}=f_{2}\)
(qp) fcvt.fxu.sf \(f_{1}=f_{2}\)
(qp) fcvt.fxu.trunc.sf \(f_{1}=f_{2}\)
signed form F10
signed_form, trunc_form F10
unsigned_form F10
unsigned_form, trunc_form F10
```

Description: $\quad$ FR $f_{2}$ is treated as a register format floating-point value and converted to a signed (signed_form) or unsigned integer (unsigned_form) using either the rounding mode specified in the FPSR.sf.rc, or using Round-to-Zero if the trunc_form of the instruction is used. The result is placed in the 64-bit significand field of $F R f_{1}$. The exponent field of $F R$ $f_{1}$ is set to the biased exponent for $2.0^{63}(0 \times 1003 E)$ and the sign field of $F R f_{1}$ is set to positive (0). If the result of the conversion cannot be represented as a 64-bit integer, the 64-bit integer indefinite value $0 \times 8000000000000000$ is used as the result, if the IEEE Invalid Operation Floating-point Exception fault is disabled.
If $\operatorname{FR} f_{2}$ is a $N a T V a l, F R f_{1}$ is set to $N a T V a l$ instead of the computed result.
The mnemonic values for sf are given in Table 2-23 on page 3:56.

```
```

Operation: if (PR[qp]) {

```
Operation: if (PR[qp]) {
    fp_check_target_register (f_);
    fp_check_target_register (f_);
    if (tmp_isrcode = fp_reg_disabled(ff, f_ ( 0, 0))
    if (tmp_isrcode = fp_reg_disabled(ff, f_ ( 0, 0))
        disabled_fp_register_fault(tmp_isrcode, 0);
        disabled_fp_register_fault(tmp_isrcode, 0);
    if (fp_is_natval(FR[f2])) {
    if (fp_is_natval(FR[f2])) {
        FR[f_] = NATVAL;
        FR[f_] = NATVAL;
        fp_update_psr(f_1);
        fp_update_psr(f_1);
    } else {
    } else {
        tmp_default_result = fcvt_exception_fault_check(ff, signed_form,
        tmp_default_result = fcvt_exception_fault_check(ff, signed_form,
                        trunc_form, sf, &tmp_fp_env);
                        trunc_form, sf, &tmp_fp_env);
        if (fp_raise_fault(tmp_fp_env))
        if (fp_raise_fault(tmp_fp_env))
            fp_exception_fault(fp_decode_fault(tmp_fp_env));
            fp_exception_fault(fp_decode_fault(tmp_fp_env));
        if (fp_is_nan(tmp_default_result)) {
        if (fp_is_nan(tmp_default_result)) {
            FR[ffl].significand = INTEGER_INDEFINITE;
            FR[ffl].significand = INTEGER_INDEFINITE;
            FR[ffl].exponent = FP_INTEGER_EXP;
            FR[ffl].exponent = FP_INTEGER_EXP;
            FR[f_].sign = FP_SIGN_POSITIVE;
            FR[f_].sign = FP_SIGN_POSITIVE;
        } else {
        } else {
            tmp_res = fp_ieee_rnd_to_int(fp_reg_read(FR[f_ ]), &tmp_fp_env);
            tmp_res = fp_ieee_rnd_to_int(fp_reg_read(FR[f_ ]), &tmp_fp_env);
            if (tmp_res.exponent)
            if (tmp_res.exponent)
                    tmp_res.significand = fp_U64_rsh(
                    tmp_res.significand = fp_U64_rsh(
                    tmp_res.significand, (FP_INTEGER_EXP - tmp_res.exponent));
                    tmp_res.significand, (FP_INTEGER_EXP - tmp_res.exponent));
                if (signed_form && tmp_res.sign)
                if (signed_form && tmp_res.sign)
                    tmp_res.significand = (~tmp_res.significand) + 1;
                    tmp_res.significand = (~tmp_res.significand) + 1;
                FR[ff].significand = tmp_res.significand;
                FR[ff].significand = tmp_res.significand;
                FR[ff].exponent = FP_INTEGER_EXP;
                FR[ff].exponent = FP_INTEGER_EXP;
                FR[ff].sign = FP_SIGN_POSITIVE;
                FR[ff].sign = FP_SIGN_POSITIVE;
        }
        }
        fp_update_fpsr(sf, tmp_fp_env);
        fp_update_fpsr(sf, tmp_fp_env);
        fp_update_psr(f_);
        fp_update_psr(f_);
        if (fp_raise_traps(tmp_fp_env))
        if (fp_raise_traps(tmp_fp_env))
            fp_exception_trap(fp_decode_trap(tmp_fp_env));
            fp_exception_trap(fp_decode_trap(tmp_fp_env));
    }
    }
}
```

}

```

FP Exceptions: Invalid Operation (V)
Denormal/Unnormal Operand (D)
Software Assist (SWA) fault
Interruptions: Illegal Operation fault
Disabled Floating-point Register fault

Inexact (I)

Floating-point Exception fault Floating-point Exception trap

\section*{fcvt.xf - Convert Signed Integer to Floating-point}
Format: \(\quad(q p)\) fcvt.xf \(f_{1}=f_{2}\)

Description: The 64-bit significand of \(\mathrm{FR} f_{2}\) is treated as a signed integer and its register file precision floating-point representation is placed in \(\mathrm{FR} f_{1}\).
If \(\operatorname{FR} f_{2}\) is a \(N a T V a l, \operatorname{FR} f_{1}\) is set to \(N a T V a l\) instead of the computed result.
This operation is always exact and is unaffected by the rounding mode.
```

Operation: if (PR[qp]) {
fp_check_target_register (f_1);
if (tmp_isrcode = fp_reg_disabled(ff, f_ (f, 0, 0))
disabled_fp_register_fault(tmp_isrcode, 0);
if (fp_is_natval(FR[f2])) {
FR[ff] = NATVAL;
} else {
tmp_res = FR[f_ ];
if (tmp_res.significand{63}) {
tmp_res.significand = (~tmp_res.significand) + 1;
tmp_res.sign = 1;
} else
tmp_res.sign = 0;
tmp_res.exponent = FP_INTEGER_EXP;
tmp_res = fp_normalize(tmp_res);
FR[ff].significand = tmp_res.significand;
FR[ff].exponent = tmp_res.exponent;
FR[ff].sign = tmp_res.sign;
}
fp_update_psr(f_);
}

```

FP Exceptions: None
Interruptions: Illegal Operation fault Disabled Floating-point Register fault

\section*{fcvt.xuf - Convert Unsigned Integer to Floating-point}
Format: (qp) fcvt.xuf.pc.sf \(f_{1}=f_{3} \quad\) pseudo-op of: (qp) fma.pc.sf \(f_{1}=f_{3}, f 1\), f0

Description: \(\quad \mathrm{FR} f_{3}\) is multiplied with FR 1 , rounded to the precision indicated by \(p c\) (and possibly FPSR.sf.pc and FPSR.sf.wre) using the rounding mode specified by FPSR.sf.rc, and placed in FR \(f_{1}\).
Note: Multiplying FR \(f_{3}\) with FR 1 (a 1.0 ) normalizes the canonical representation of an integer in the floating-point register file producing a normal floating-point value.
If \(\operatorname{FR} f_{3}\) is a NaTVal, \(\operatorname{FR} f_{1}\) is set to NaTVal instead of the computed result.
The mnemonic values for the opcode's pc are given in Table 2-22 on page 3:56. The mnemonic values for sf are given in Table 2-23 on page 3:56. For the encodings and interpretation of the status field's \(p c\), wre, and rc, refer to Table 5-5 and Table 5-6 on page 1:90.

Operation: See "fma - Floating-point Multiply Add" on page 3:77.

\section*{fetchadd - Fetch and Add Immediate}

Format: (qp) fetchadd4.sem.Idhint \(r_{1}=\left[r_{3}\right], i n c_{3}\)
\begin{tabular}{rr} 
four_byte_form & M17 \\
eight_byte_form & M17
\end{tabular}

Description: A value consisting of four or eight bytes is read from memory starting at the address specified by the value in \(G R r_{3}\). The value is zero extended and added to the sign-extended immediate value specified by inc. The values that may be specified by \(\mathrm{inc}_{3}\) are: \(-16,-8,-4,-1,1,4,8,16\). The least significant four or eight bytes of the sum are then written to memory starting at the address specified by the value in GR \(r_{3}\). The zero-extended value read from memory is placed in GR \(r_{1}\) and the NaT bit corresponding to GR \(r_{1}\) is cleared.

The sem completer specifies the type of semaphore operation. These operations are described in Table 2-28. See Section 4.4.7, "Sequentiality Attribute and Ordering" on page 2:82 for details on memory ordering.
Table 2-28. Fetch and Add Semaphore Types
\begin{tabular}{|l|l|l|}
\hline \begin{tabular}{c} 
sem \\
Completer
\end{tabular} & \begin{tabular}{c} 
Ordering \\
Semantics
\end{tabular} & \multicolumn{1}{c|}{ Semaphore Operation } \\
\hline acq & Acquire & \begin{tabular}{l} 
The memory read/write is made visible prior to all subsequent data memory \\
accesses.
\end{tabular} \\
\hline rel & Release & \begin{tabular}{l} 
The memory read/write is made visible after all previous data memory \\
accesses.
\end{tabular} \\
\hline
\end{tabular}

The memory read and write are guaranteed to be atomic for accesses to pages with cacheable, writeback memory attribute. For accesses to other memory types, atomicity is platform dependent. Details on memory attributes are described in Section 4.4, "Memory Attributes" on page 2:75.
If the address specified by the value in \(\mathrm{GR} r_{3}\) is not naturally aligned to the size of the value being accessed in memory, an Unaligned Data Reference fault is taken independent of the state of the User Mask alignment checking bit, UM.ac (PSR.ac in the Processor Status Register).
Both read and write access privileges for the referenced page are required. The write access privilege check is performed whether or not the memory write is performed.
Only accesses to UCE pages or cacheable pages with write-back write policy are permitted. Accesses to NaTPages result in a Data NaT Page Consumption fault. Accesses to pages with other memory attributes cause an Unsupported Data Reference fault.

On a processor model that supports exported fetchadd, a fetchadd to a UCE page causes the fetch-and-add operation to be exported outside of the processor; if the platform does not support exported fetchadd, the operation is undefined. On a processor model that does not support exported fetchadd, a fetchadd to a UCE page causes an Unsupported Data Reference fault. See Section 4.4.9, "Effects of Memory Attributes on Memory Reference Instructions" on page 2:86.

The value of the Idhint completer specifies the locality of the memory access. The values of the Idhint completer are given in Table 2-34 on page 3:152. Locality hints do not affect program functionality and may be ignored by the implementation. See Section 4.4.6, "Memory Hierarchy Control and Consistency" on page 1:69 for details.
```

Operation: if (PR[qp]) {
check target register(r (r);
if (GR[r3].nat)
register_nat_consumption_fault(SEMAPHORE);
size = four_byte_form ? 4 : 8;
paddr = tlb_translate(GR[r3], size, SEMAPHORE, PSR.cpl, \&mattr,
\&tmp unused);
if (!ma_supports_fetchadd(mattr))
unsupported_data_reference_fault(SEMAPHORE, GR[r_] );
if (sem == 'acq')
val = mem_xchg_add(inc3, paddr, size, UM.be, mattr, ACQUIRE, ldhint);
else // 'rel'
val = mem_xchg_add(inc3, paddr, size, UM.be, mattr, RELEASE, ldhint);
alat_inval_multiple_entries(paddr, size);
GR[r_] = zero_ext(val, size * 8);
GR[r_].nat = 0;
}

```

Interruptions: Illegal Operation fault Register NaT Consumption fault Unimplemented Data Address fault Data Nested TLB fault Alternate Data TLB fault VHPT Data fault
Data TLB fault
Data Page Not Present fault Data NaT Page Consumption fault

Data Key Miss fault Data Key Permission fault Data Access Rights fault Data Dirty Bit fault Data Access Bit fault Data Debug fault Unaligned Data Reference fault Unsupported Data Reference fault

\section*{flushrs - Flush Register Stack}

Format: flushrs M25
Description: All stacked general registers in the dirty partition of the register stack are written to the backing store before execution continues. The dirty partition contains registers from previous procedure frames that have not yet been saved to the backing store. For a description of the register stack partitions, refer to Chapter 6, "Register Stack Engine" in Volume 2. A pending external interrupt can interrupt the RSE store loop when enabled.

After this instruction completes execution BSPSTORE is equal to BSP.
This instruction must be the first instruction in an instruction group and must either be in instruction slot 0 or in instruction slot 1 of a template having a stop after slot 0 ; otherwise, the results are undefined. This instruction cannot be predicated.
```

Operation: while (AR[BSPSTORE] != AR[BSP]) {
rse_store(MANDATORY); // increments AR[BSPSTORE]
deliver_unmasked_pending_external_interrupt();
}

```

Interruptions: Unimplemented Data Address fault VHPT Data fault Data Nested TLB fault Data TLB fault Alternate Data TLB fault Data Page Not Present fault Data NaT Page Consumption fault

Data Key Miss fault Data Key Permission fault Data Access Rights fault Data Dirty Bit fault Data Access Bit fault Data Debug fault

\section*{fma - Floating-point Multiply Add}
```

Format: }\quad(qp)\mathrm{ fma.pc.sf }\mp@subsup{f}{1}{}=\mp@subsup{f}{3}{},\mp@subsup{f}{4}{},\mp@subsup{f}{2}{
Description: The product of $\mathrm{FR} f_{3}$ and $\mathrm{FR} f_{4}$ is computed to infinite precision and then $\mathrm{FR} f_{2}$ is added to this product, again in infinite precision. The resulting value is then rounded to the precision indicated by $p c$ (and possibly FPSR.sf.pc and FPSR.sf.wre) using the rounding mode specified by FPSR.sf.rc. The rounded result is placed in FR $f_{1}$.
If any of $\mathrm{FR} f_{3}, \mathrm{FR} f_{4}$, or $\mathrm{FR} f_{2}$ is a NaTVal, $\mathrm{FR} f_{1}$ is set to NaTVal instead of the computed result.
If $f_{2}$ is $f 0$, an IEEE multiply operation is performed instead of a multiply and add. See "fmpy - Floating-point Multiply" on page 3:85.
The mnemonic values for the opcode's $p c$ are given in Table 2-22 on page 3:56. The mnemonic values for sf are given in Table 2-23 on page 3:56. For the encodings and interpretation of the status field's $p c$, wre, and $r c$, refer to Table 5-5 and Table 5-6 on page 1:90.

```
```

Operation: if (PR[qp]) {

```
Operation: if (PR[qp]) {
    fp_check_target_register(f);
    fp_check_target_register(f);
    if (tmp_isrcode = fp_reg_disabled( fr , f f , ff , f4 ))
    if (tmp_isrcode = fp_reg_disabled( fr , f f , ff , f4 ))
            disabled_fp_register_fault(tmp_isrcode, 0);
            disabled_fp_register_fault(tmp_isrcode, 0);
    if (fp_is_natval(FR[f2]) || fp_is_natval(FR[f_ ]) ||
    if (fp_is_natval(FR[f2]) || fp_is_natval(FR[f_ ]) ||
            fp_is_natval(FR[f4])) {
            fp_is_natval(FR[f4])) {
            FR[f_] = NATVAL;
            FR[f_] = NATVAL;
            fp_update_psr(f_);
            fp_update_psr(f_);
    } else {
    } else {
            tmp_default_result = fma_exception_fault_check(f2, f3, f
            tmp_default_result = fma_exception_fault_check(f2, f3, f
                                    pc, sf, &tmp_fp_env);
                                    pc, sf, &tmp_fp_env);
            if (fp_raise_fault(tmp_fp_env))
            if (fp_raise_fault(tmp_fp_env))
            fp_exception_fault(fp_decode_fault(tmp_fp_env));
            fp_exception_fault(fp_decode_fault(tmp_fp_env));
            if (fp_is_nan_or_inf(tmp_default_result)) {
            if (fp_is_nan_or_inf(tmp_default_result)) {
                FR[f_] = tmp_default_result;
                FR[f_] = tmp_default_result;
            } else {
            } else {
                tmp_res = fp_mul(fp_reg_read(FR[f_]), fp_reg_read(FR[f_]));
                tmp_res = fp_mul(fp_reg_read(FR[f_]), fp_reg_read(FR[f_]));
                if (f2 != 0)
                if (f2 != 0)
                    tmp_res = fp_add(tmp_res, fp_reg_read(FR[f_ ]), tmp_fp_env);
                    tmp_res = fp_add(tmp_res, fp_reg_read(FR[f_ ]), tmp_fp_env);
                FR[ff] = fp_ieee_round(tmp_res, &tmp_fp_env);
                FR[ff] = fp_ieee_round(tmp_res, &tmp_fp_env);
            }
            }
            fp_update_fpsr(sf, tmp_fp_env);
            fp_update_fpsr(sf, tmp_fp_env);
            fp_update_psr(f_);
            fp_update_psr(f_);
            if (fp_raise_traps(tmp_fp_env))
            if (fp_raise_traps(tmp_fp_env))
                fp_exception_trap(fp_decode_trap(tmp_fp_env));
                fp_exception_trap(fp_decode_trap(tmp_fp_env));
    }
    }
}
}
FP Exceptions: Invalid Operation (V)
Underflow (U)
Denormal/Unnormal Operand (D)
Overflow (O)
Inexact (I)
Software Assist (SWA) trap
```

F1

Interruptions: Illegal Operation fault Disabled Floating-point Register fault

Floating-point Exception fault Floating-point Exception trap

## fmax - Floating-point Maximum

```
Format: (qp) fmax.sf f}\mp@subsup{f}{1}{}=\mp@subsup{f}{2}{},\mp@subsup{f}{3}{
Description: The operand with the larger value is placed in \(\operatorname{FR} f_{1}\). If \(F R f_{2}\) equals \(F R f_{3}, F R f_{1}\) gets \(F R f_{3}\). If either FR \(f_{2}\) or \(\operatorname{FR} f_{3}\) is a NaN , \(\mathrm{FR} f_{1}\) gets \(\mathrm{FR} f_{3}\).
If either \(\mathrm{FR} f_{2}\) or \(\mathrm{FR} f_{3}\) is a \(\mathrm{NaTVal}, \mathrm{FR} f_{1}\) is set to NaTVal instead of the computed result.
This operation does not propagate NaNs the same way as other arithmetic floating-point instructions. The Invalid Operation is signaled in the same manner as the fcmp.lt operation.
```

The mnemonic values for sf are given in Table 2-23 on page 3:56.

```
Operation: if (PR[qp]) {
    fp_check_target_register(f_);
    if (tmp_isrcode = fp_reg_disabled(f1, f2, f3, 0))
            disabled_fp_register_fault(tmp_isrcode, 0);
    if (fp_is_natval(FR[f2]) || fp_is_natval(FR[f_])) {
            FR[ff] = NATVAL;
    } else {
            fminmax_exception_fault_check( f 2, f3, sf, &tmp_fp_env);
            if (fp_raise_fault(tmp_fp_env))
                fp_exception_fault(fp_decode_fault(tmp_fp_env));
            tmp_bool_res = fp_less_than(fp_reg_read(FR[f3]),
                                    fp_reg_read(FR[f_]));
            FR[ffl] = (tmp_bool_res ? FR[ff ] : FR[ff]);
            fp_update_fpsr(sf, tmp_fp_env);
    }
    fp_update_psr(f_);
}
```

FP Exceptions: Invalid Operation (V)
Denormal/Unnormal Operand (D)
Software Assist (SWA) fault
Interruptions: Illegal Operation fault
Floating-point Exception fault
Disabled Floating-point Register fault

## fmerge - Floating-point Merge

| Format: | $(q p)$ fmerge.ns $f_{1}=f_{2}, f_{3}$ | neg_sign_form | F9 |
| :--- | :--- | :--- | :--- |
|  | $(q p)$ fmerge.s $f_{1}=f_{2}, f_{3}$ | sign_form | F9 |
|  | $(q p)$ fmerge.se $f_{1}=f_{2}, f_{3}$ | sign_exp_form | F9 |

Description: Sign, exponent and significand fields are extracted from $\operatorname{FR} f_{2}$ and $F R f_{3}$, combined, and the result is placed in FR $f_{1}$.

For the neg_sign_form, the sign of $\mathrm{FR} f_{2}$ is negated and concatenated with the exponent and the significand of $\mathrm{FR} f_{3}$. This form can be used to negate a floating-point number by using the same register for $\mathrm{FR} f_{2}$ and $\mathrm{FR} f_{3}$.
For the sign_form, the sign of $\mathrm{FR} f_{2}$ is concatenated with the exponent and the significand of $\mathrm{FR} f_{3}$.

For the sign_exp_form, the sign and exponent of $F R f_{2}$ is concatenated with the significand of FR $f_{3}$.

For all forms, if either $\operatorname{FR} f_{2}$ or $\operatorname{FR} f_{3}$ is a NaTVal, $\operatorname{FR} f_{1}$ is set to NaTVal instead of the computed result.

Figure 2-8. Floating-point Merge Negative Sign Operation


Figure 2-9. Floating-point Merge Sign Operation


Figure 2-10. Floating-point Merge Sign and Exponent Operation


```
Operation: if (PR[qp]) {
        fp_check target register(f f);
        if (tmp_isrcode = fp_reg_disabled(f1, f2, fl, 0))
            disabled_fp_register_fault(tmp_isrcode, 0);
        if (fp_is_natval(FR[f2]) || fp_is_natval(FR[f_])) {
            FR[ff] = NATVAL;
        } else {
            FR[f_].significand = FR[f_3].significand;
        if (neg sign form) {
                FR[f_].exponent = FR[f_ ].exponent;
                FR[ff].sign = !FR[f [ ].sign;
        } else if (sign_form) {
                FR[ff].exponent = FR[ ff ].exponent;
                FR[ff].sign = FR[ff_.sign;
        } else { // sign_exp_form
            FR[ff].exponent = FR[ f f ] . exponent;
                FR[ffl.sign = FR[f_ ].sign;
        }
    }
    fp_update_psr(f_);
}
```

FP Exceptions: None
Interruptions: Illegal Operation fault
Disabled Floating-point Register fault

## fmin - Floating-point Minimum

Format: $\quad(q p)$ fmin.sf $f_{1}=f_{2}, f_{3}$
Description: The operand with the smaller value is placed in $\operatorname{FR} f_{1}$. If $F R f_{2}$ equals $F R f_{3}, F R f_{1}$ gets $F R$ $f_{3}$.
If either $\operatorname{FR} f_{2}$ or $\operatorname{FR} f_{3}$ is a $\mathrm{NaN}, \mathrm{FR} f_{1}$ gets $\operatorname{FR} f_{3}$.
If either $\mathrm{FR} f_{2}$ or $\mathrm{FR} f_{3}$ is a NaTVal, $\mathrm{FR} f_{1}$ is set to NaTVal instead of the computed result.
This operation does not propagate NaNs the same way as other arithmetic
floating-point instructions. The Invalid Operation is signaled in the same manner as the fcmp.lt operation.
The mnemonic values for sf are given in Table 2-23 on page 3:56.

```
Operation: if (PR[qp]) {
    fp_check_target_register (f_);
    if(tmp_isrcode = fp_reg_disabled(fl, fl, fl, f3, 0))
        disabled_fp_register_fault(tmp_isrcode, 0);
    if (fp_is_natval(FR[ffl) || fp_is_natval(FR[f_ ] )) {
        FR[ff] = NATVAL;
    } else {
        fminmax_exception_fault_check(f2, f3, sf, &tmp_fp_env);
        if (fp_raise_fault(tmp_fp_env))
            fp_exception_fault(fp_decode_fault(tmp_fp_env));
        tmp_bool_res = fp_less_than(fp_reg_read(FR[f_ ]),
                            fp_reg_read(FR[f_]));
        FR[ff] = tmp_bool_res ? FR[f_ ] : FR[f_ ] ;
        fp_update_fpsr(sf, tmp_fp_env);
    }
    fp_update_psr(f_);
}
```

FP Exceptions: Invalid Operation (V)
Denormal/Unnormal Operand (D) Software Assist (SWA) fault

Interruptions: Illegal Operation fault
Floating-point Exception fault
Disabled Floating-point Register fault

## fmix - Floating-point Mix

| Format: | $(q p)$ fmix.l $f_{1}=f_{2}, f_{3}$ | mix_l_form | F9 |
| :--- | :--- | :--- | :--- |
|  | $(q p)$ fmix.r $f_{1}=f_{2}, f_{3}$ | mix_r_form | F9 |
|  | $(q p)$ fmix.Ir $f_{1}=f_{2}, f_{3}$ | mix_lr_form | F9 |

Description: For the mix_l_form (mix_r_form), the left (right) single precision value in $\mathrm{FR} f_{2}$ is concatenated with the left (right) single precision value in FR $f_{3}$. For the mix_Ir_form, the left single precision value in $\operatorname{FR} f_{2}$ is concatenated with the right single precision value in $\mathrm{FR} f_{3}$.
For all forms, the exponent field of $F R f_{1}$ is set to the biased exponent for $2.0^{63}$ ( $0 \times 1003 E$ ) and the sign field of $\operatorname{FR} f_{1}$ is set to positive ( 0 ).
For all forms, if either $\operatorname{FR} f_{2}$ or $\operatorname{FR} f_{3}$ is a NaTVal, $\operatorname{FR} f_{1}$ is set to NaTVal instead of the computed result.

Figure 2-11. Floating-point Mix Left


Figure 2-12. Floating-point Mix Right


Figure 2-13. Floating-point Mix Left-Right


```
Operation: if (PR[qp]) \{
    fp check target register ( \(f_{1}\) );
    if (tmp_isrcode \(=f p \_r e g \_d i s a b l e d\left(f_{1}, f_{2}, f_{3}, 0\right)\) )
        disabled_fp_register_fault(tmp_isrcode, 0);
    if (fp_is_natval (FR[f2]) || fp_is_natval (FR[f \(\left.\left.f_{3}\right]\right)\) ) \{
        \(\mathrm{FR}\left[f_{1}\right]=\) NATVAL;
    \} else \{
        if (mix_l_form) \{
            tmp_res_hi \(=\operatorname{FR}\left[f_{2}\right]\).significand \(\{63: 32\}\);
            tmp res \({ }^{-} 10=\operatorname{FR}\left[f_{3}\right]\).significand \(\{63: 32\}\);
        \} else if (mix_r_form) \{
                tmp_res_hi = FR[f \(\left.{ }_{2}\right]\).significand\{31:0\};
                tmp res lo \(=\operatorname{FR}\left[f_{3}\right]\).significand \(\{31: 0\}\);
        \} else \{ // mix_lr_form
                    tmp_res_hi \(=\operatorname{FR}\left[f_{2}\right]\).significand \(\left.63: 32\right\}\);
                tmp_res_lo = FR[f \(f_{3}\).significand\{31:0\};
        \}
        \(\operatorname{FR}\left[f_{1}\right] . s i g n i f i c a n d=f p \_c o n c a t e n a t e\left(t m p \_r e s \_h i, ~ t m p \_r e s \_l o\right) ;\)
        \(\operatorname{FR}\left[f_{1}\right]\).exponent \(=\) FP_INTEGER_EXP;
        \(\operatorname{FR}\left[f_{1}\right]\).sign \(=\) FP_SIGN_POSITIVE;
    \}
    fp_update_psr(f \()\);
\}
```


## FP Exceptions: None

Interruptions: Illegal Operation fault
Disabled Floating-point Register fault

## fmpy - Floating-point Multiply

Format: (qp) fmpy.pc.sf $f_{1}=f_{3}, f_{4} \quad$ pseudo-op of: (qp) fma.pc.sf $f_{1}=f_{3}, f_{4}, \mathrm{fO}$
Description: The product $\mathrm{FR} f_{3}$ and $\mathrm{FR} f_{4}$ is computed to infinite precision. The resulting value is then rounded to the precision indicated by pc (and possibly FPSR.sf.pc and FPSR.sf.wre) using the rounding mode specified by FPSR.sf.rc. The rounded result is placed in FR $f_{1}$. If either $\mathrm{FR} f_{3}$ or $\mathrm{FR} f_{4}$ is a $\mathrm{NaTVal}, \mathrm{FR} f_{1}$ is set to NaTVal instead of the computed result. The mnemonic values for the opcode's $p c$ are given in Table 2-22 on page 3:56. The mnemonic values for sf are given in Table 2-23 on page 3:56. For the encodings and interpretation of the status field's pc, wre, and rc, refer to Table 5-5 and Table 5-6 on page 1:90.

Operation: See "fma - Floating-point Multiply Add" on page 3:77.

## fms - Floating-point Multiply Subtract

Format: $\quad(q p)$ fms.pc.sf $f_{1}=f_{3}, f_{4}, f_{2}$
Description: The product of $\mathrm{FR} f_{3}$ and $\mathrm{FR} f_{4}$ is computed to infinite precision and then $\mathrm{FR} f_{2}$ is subtracted from this product, again in infinite precision. The resulting value is then rounded to the precision indicated by pc (and possibly FPSR.sf.pc and FPSR.sf.wre) using the rounding mode specified by FPSR.sf.rc. The rounded result is placed in FR $f_{1}$.

If any of $\operatorname{FR} f_{3}, \operatorname{FR} f_{4}$, or FR $f_{2}$ is a NaTVal, a NaTVal is placed in FR $f_{1}$ instead of the computed result.

If $f_{2}$ is f0, an IEEE multiply operation is performed instead of a multiply and subtract. See "fmpy - Floating-point Multiply" on page 3:85.

The mnemonic values for the opcode's $p c$ are given in Table 2-22 on page 3:56. The mnemonic values for sf are given in Table 2-23 on page 3:56. For the encodings and interpretation of the status field's $p c$, wre, and rc, refer to Table 5-5 and Table 5-6 on page 1:90.

## Operation:

```
if (PR[qp]) {
    fp_check_target_register(f_);
```



```
        disabled_fp_register_fault(tmp_isrcode, 0);
    if (fp_is_natval(FR[f2]) || fp_is_natval (FR[f_ ] ) ||
        fp_is_natval(FR[f4])) {
        FR[f_] = NATVAL;
        fp_update_psr(f_);
    } else {
        tmp_default_result = fms_fnma_exception_fault_check(f2, ff , ff,
                                    pc, sf, &tmp_fp_env);
        if (fp_raise_fault(tmp_fp_env))
            fp_exception_fault(fp_decode_fault(tmp_fp_env));
        if (fp_is_nan_or_inf(tmp_default_result)) {
            FR[f_] = tmp_default_result;
        } else {
                tmp_res = fp_mul(fp_reg_read(FR[f_]), fp_reg_read(FR[f_]));
                tmp_fr2 = fp_reg_read(FR[f2]);
                tmp_fr2.sign = !tmp_fr2.sign;
                if (f2 != 0)
                tmp_res = fp_add(tmp_res, tmp_fr2, tmp_fp_env);
                FR[ff] = fp_ieee_round(tmp_res, &tmp_fp_env);
            }
        fp_update_fpsr(sf, tmp_fp_env);
        fp_update_psr(f);
        if (fp_raise_traps(tmp_fp_env))
            fp_exception_trap(fp_decode_trap(tmp_fp_env));
    }
}
```

FP Exceptions: Invalid Operation (V)
Denormal/Unnormal Operand (D) Software Assist (SWA) fault

Underflow (U)
Overflow (O)
Inexact (I)
Software Assist (SWA) trap

Interruptions: Illegal Operation fault
Disabled Floating-point Register fault

Floating-point Exception fault Floating-point Exception trap

## fneg - Floating-point Negate

Format: $\quad(q p)$ fneg $f_{1}=f_{3}$
pseudo-op of: (qp) fmerge.ns $f_{1}=f_{3}, f_{3}$
Description: The value in $\mathrm{FR} f_{3}$ is negated and placed in $\mathrm{FR} f_{1}$. If $\operatorname{FR} f_{3}$ is a NaTVal, $\mathrm{FR} f_{1}$ is set to NaTVal instead of the computed result.

Operation: See "fmerge - Floating-point Merge" on page 3:80.

## fnegabs - Floating-point Negate Absolute Value

Format:
(qp) fnegabs $f_{1}=f_{3}$
pseudo-op of: (qp) fmerge.ns $f_{1}=f 0, f_{3}$
Description: The absolute value of the value in $\operatorname{FR} f_{3}$ is computed, negated, and placed in $\operatorname{FR} f_{1}$. If $F R f_{3}$ is a NaTVal, $F R f_{1}$ is set to NaTVal instead of the computed result.

Operation: See "fmerge - Floating-point Merge" on page 3:80.

## fnma - Floating-point Negative Multiply Add

Format: (qp) fnma.pc.sf $f_{1}=f_{3}, f_{4}, f_{2} \quad$ F1

Description: The product of $\mathrm{FR} f_{3}$ and $\mathrm{FR} f_{4}$ is computed to infinite precision, negated, and then $\mathrm{FR} f_{2}$ is added to this product, again in infinite precision. The resulting value is then rounded to the precision indicated by pc (and possibly FPSR.sf.pc and FPSR.sf.wre) using the rounding mode specified by FPSR.sf.rc. The rounded result is placed in FR $f_{1}$.

If any of $\mathrm{FR} f_{3}, \mathrm{FR} f_{4}$, or $\mathrm{FR} f_{2}$ is a NaTVal, $\mathrm{FR} f_{1}$ is set to NaTVal instead of the computed result.

If $f_{2}$ is f0, an IEEE multiply operation is performed, followed by negation of the product. See "fnmpy - Floating-point Negative Multiply" on page 3:92.
The mnemonic values for the opcode's pc are given in Table 2-22 on page 3:56. The mnemonic values for sf are given in Table 2-23 on page 3:56. For the encodings and interpretation of the status field's $p c$, wre, and rc, refer to Table 5-5 and Table 5-6 on page 1:90.

## Operation:

```
if (PR[qp]) {
    fp_check_target_register(f_);
    if (tmp_isrcode = fp_reg_disabled( fr , fr m, f3, f4 ))
        disabled_fp_register_fault(tmp_isrcode, 0);
    if (fp_is_natval(FR[f2]) || fp_is_natval (FR[f_ ] ) ||
        fp_is_natval(FR[f4])) {
        FR[f_] = NATVAL;
        fp_update_psr(f_ );
    } else {
        tmp_default_result = fms_fnma_exception_fault_check(f2, ff , ff,
                                    pc, sf, &tmp_fp_env);
        if (fp_raise_fault(tmp_fp_env))
            fp_exception_fault(fp_decode_fault(tmp_fp_env));
        if (fp_is_nan_or_inf(tmp_default_result)) {
                FR[f_] = tmp_default_result;
        } else {
                tmp_res = fp_mul(fp_reg_read(FR[f_]), fp_reg_read(FR[f_]));
                tmp_res.sign = !tmp_res.sign;
                if (f2 != 0)
                    tmp_res = fp_add(tmp_res, fp_reg_read(FR[f2]), tmp_fp_env);
                FR[ff] = fp_ieee_round(tmp_res, &tmp_fp_env);
            }
        fp_update_fpsr(sf, tmp_fp_env);
        fp_update_psr(f_);
        if (fp_raise_traps(tmp_fp_env))
            fp_exception_trap(fp_decode_trap(tmp_fp_env));
    }
}
```

FP Exceptions: Invalid Operation (V)
Denormal/Unnormal Operand (D)
Software Assist (SWA) fault

Underflow (U)
Overflow (O)
Inexact (I)
Software Assist (SWA) trap

Interruptions: Illegal Operation fault
Disabled Floating-point Register fault

Floating-point Exception fault Floating-point Exception trap

## fnmpy - Floating-point Negative Multiply

Format: (qp) fnmpy.pc.sf $f_{1}=f_{3}, f_{4} \quad$ pseudo-op of: (qp) fnma.pc.sf $f_{1}=f_{3}, f_{4}, f 0$

Description: The product $\mathrm{FR} f_{3}$ and $\mathrm{FR} f_{4}$ is computed to infinite precision and then negated. The resulting value is then rounded to the precision indicated by $p c$ (and possibly FPSR.sf.pc and FPSR.sf.wre) using the rounding mode specified by FPSR.sf.rc. The rounded result is placed in $\mathrm{FR} \mathrm{f}_{1}$.

If either $\mathrm{FR} f_{3}$ or $\mathrm{FR} f_{4}$ is a NaTVal, $\mathrm{FR} f_{1}$ is set to NaTVal instead of the computed result. The mnemonic values for the opcode's pc are given in Table 2-22 on page 3:56. The mnemonic values for sf are given in Table 2-23 on page 3:56. For the encodings and interpretation of the status field's pc, wre, and rc, refer to Table 5-5 and Table 5-6 on page 1:90.

Operation: See "fnma - Floating-point Negative Multiply Add" on page 3:90.

## fnorm - Floating-point Normalize

Format: $\quad(q p)$ fnorm.pc.sf $f_{1}=f_{3}$ pseudo-op of: (qp) fma.pc.sf $f_{1}=f_{3}, f 1, f 0$

Description: $\quad \mathrm{FR} f_{3}$ is normalized and rounded to the precision indicated by $p c$ (and possibly FPSR.sf.pc and FPSR.sf.wre) using the rounding mode specified by FPSR.sf.rc, and placed in FR $f_{1}$.
If FR $f_{3}$ is a NaTVal, FR $f_{1}$ is set to $N a T V a l$ instead of the computed result.
The mnemonic values for the opcode's $p$ c are given in Table 2-22 on page 3:56. The mnemonic values for sf are given in Table 2-23 on page 3:56. For the encodings and interpretation of the status field's pc, wre, and rc, refer to Table 5-5 and Table 5-6 on page 1:90.

Operation: See "fma - Floating-point Multiply Add" on page 3:77.

## for - Floating-point Logical Or

Format: $\quad(q p)$ for $f_{1}=f_{2}, f_{3}$
Description: The bit-wise logical OR of the significand fields of $F R f_{2}$ and $F R f_{3}$ is computed. The resulting value is stored in the significand field of $\operatorname{FR} f_{1}$. The exponent field of $\operatorname{FR} f_{1}$ is set to the biased exponent for $2.0^{63}(0 \times 1003 \mathrm{E})$ and the sign field of $\mathrm{FR} f_{1}$ is set to positive (0).

If either $\mathrm{FR} f_{2}$ or $\mathrm{FR} f_{3}$ is a $\mathrm{NaTVal}, \mathrm{FR} f_{1}$ is set to NaTVal instead of the computed result.

```
Operation: if (PR[qp]) {
        fp_check_target_register(f_);
    if (tmp_isrcode = fp_reg_disabled(ff, ff, fl, 0))
            disabled_fp_register_fault(tmp_isrcode, 0);
    if (fp_is_natval(FR[f2]) || fp_is_natval(FR[f_])) {
        FR[ff] = NATVAL;
    } else {
                FR[ff].significand = FR[f2].significand | FR[f_ ].significand;
                FR[f_].exponent = FP_INTEGER_EXP;
        FR[ff].sign = FP_SIGN_POSITIVE;
    }
    fp_update_psr(f_);
}
```

FP Exceptions: None
Interruptions: Illegal Operation fault
Disabled Floating-point Register fault

## fpabs - Floating-point Parallel Absolute Value

Format: (qp) fpabs $f_{1}=f_{3} \quad$ pseudo-op of: (qp) fpmerge.s $f_{1}=f 0, f_{3}$
Description: The absolute values of the pair of single precision values in the significand field of $\mathrm{FR} f_{3}$ are computed and stored in the significand field of $F R f_{1}$. The exponent field of $F R f_{1}$ is set to the biased exponent for $2.0^{63}(0 \times 1003 \mathrm{E})$ and the sign field of $F R f_{1}$ is set to positive (0).
If $\operatorname{FR} f_{3}$ is a $N a T V a l, F R f_{1}$ is set to $N a T V a l$ instead of the computed result.
Operation: See "fpmerge - Floating-point Parallel Merge" on page 3:111.

## fpack - Floating-point Pack

Format:
(qp) fpack $f_{1}=f_{2}, f_{3}$
pack_form
Description: The register format numbers in FR $f_{2}$ and FR $f_{3}$ are converted to single precision memory format. These two single precision numbers are concatenated and stored in the significand field of $F R f_{1}$. The exponent field of $F R f_{1}$ is set to the biased exponent for $2.0^{63}(0 \times 1003 \mathrm{E})$ and the sign field of $\mathrm{FR} f_{1}$ is set to positive (0).
If either $\mathrm{FR} f_{2}$ or $\mathrm{FR} f_{3}$ is a NaTVal, $\mathrm{FR} f_{1}$ is set to NaTVal instead of the computed result.
Figure 2-14. Floating-point Pack


Operation:

```
if (PR[qp]) {
    fp_check_target_register(ff);
    if (tmp_isrcode = fp_reg_disabled(f_, f2, fl, 0))
        disabled_fp_register_fault(tmp_isrcode, 0);
    if (fp_is_natval(FR[ffl) || fp_is_natval(FR[f_])) {
        FR[f_ ] = NATVAL;
    } else {
        tmp_res_hi = fp_single(FR[f2]);
        tmp_res_lo = fp_single(FR[f_]);
        FR[f_].significand = fp_concatenate(tmp_res_hi, tmp_res_lo);
        FR[ff].exponent = FP_INTEGER_EXP;
        FR[ff].sign = FP_SIGN_POSITIVE;
    }
    fp_update_psr(f_);
}
```

FP Exceptions: None
Interruptions: Illegal Operation fault
Disabled Floating-point Register fault

## fpamax - Floating-point Parallel Absolute Maximum

Format: $\quad(q p)$ fpamax.sf $f_{1}=f_{2}, f_{3}$

Description: The paired single precision values in the significands of $F R f_{2}$ and $F R f_{3}$ are compared. The operands with the larger absolute value are returned in the significand field of $F R f_{1}$.
If the magnitude of high (low) $F R f_{3}$ is less than the magnitude of high (low) FR $f_{2}$, high (low) $\mathrm{FR} f_{1}$ gets high (low) FR $f_{2}$. Otherwise high (low) FR $f_{1}$ gets high (low) $\mathrm{FR} f_{3}$.

If high (low) FR $f_{2}$ or high (low) FR $f_{3}$ is a NaN, and neither FR $f_{2}$ or FR $f_{3}$ is a NaTVal, high (low) FR $f_{1}$ gets high (low) FR $f_{3}$.
The exponent field of $F R f_{1}$ is set to the biased exponent for $2.0^{63}(0 \times 1003 E)$ and the sign field of $\mathrm{FR} f_{1}$ is set to positive (0).
If either $\mathrm{FR} f_{2}$ or $\mathrm{FR} f_{3}$ is a $\mathrm{NaTVal}, \mathrm{FR} f_{1}$ is set to NaTVal instead of the computed result.
This operation does not propagate NaNs the same way as other arithmetic floating-point instructions. The Invalid Operation is signaled in the same manner as for the fpcmp.lt operation.

The mnemonic values for sf are given in Table 2-23 on page 3:56.

```
Operation: if (PR[qp]) \{
    fp_check_target_register \(\left(f_{1}\right)\);
    if (tmp_isrcode = fp_reg_disabled ( \(\left.f_{1}, f_{2}, f_{3}, 0\right)\) )
        disabled fp register fault(tmp isrcode, 0);
    if (fp_is_natval(FR[fl) || fp_is_natval (FR[f \(\left.\left.f_{3}\right]\right)\) ) \{
        FR \(\left[f_{1}\right]=\) NATVAL;
    \} else \{
        fpminmax exception fault_check( \(f_{2}, f_{3}, s f, \& t m p ~ f p\) env);
        if (fp_raise_fault(tmp_fp_env))
            fp_exception_fault(fp_decode_fault(tmp_fp_env));
        tmp_fr2 = tmp_right = fp_reg_read_hi (f \(\mathrm{f}_{2}\);
        tmp_fr3 = tmp_left = fp_reg_read_hi (f3);
        tmp_right.sign = FP_SIGN_POSITIVE;
        tmp_left.sign = FP_SIGN_POSITIVE;
        tmp bool res \(=\) fp_less than (tmp left, tmp right);
        tmp_res_hi = fp_single(tmp_bool_res ? tmp_fr2: tmp_fr3);
        tmp_fr2 = tmp_right = fp_reg_read_lo (f2);
        tmp_fr3 \(=\) tmp_left \(=\mathrm{fp}\) _reg_read_10 \(\left(f_{3}\right)\);
        tmp right.sign = FP SIGN POSITIVE;
        tmp_left.sign = FP_SIGN_POSITIVE;
        tmp_bool_res = fp_less_than(tmp_left, tmp_right);
        tmp_res_lo = fp_single(tmp_bool_res ? tmp_fr2: tmp_fr3);
        FR[ffi.significand = fp_concatenate(tmp_res_hi, tmp_res_lo);
        FR[ \(f_{1}\) ]. exponent \(=\) FP_INTEGER_EXP;
        FR[fl].sign = FP SIGN POSITIVE;
        fp_update_fpsr(sf, tmp_fp_env);
    \}
    fp_update_psr(f \(f_{1}\);
\}
```

fpamax

FP Exceptions: Invalid Operation (V)
Denormal/Unnormal Operand (D)
Software Assist (SWA) fault
Interruptions: Illegal Operation fault
Disabled Floating-point Register fault

## fpamin - Floating-point Parallel Absolute Minimum

Format: $\quad(q p)$ fpamin.sf $f_{1}=f_{2}, f_{3}$

Description: The paired single precision values in the significands of $F R f_{2}$ or $F R f_{3}$ are compared. The operands with the smaller absolute value is returned in the significand of $F R f_{1}$.
If the magnitude of high (low) $F R f_{2}$ is less than the magnitude of high (low) FR $f_{3}$, high (low) $\mathrm{FR} f_{1}$ gets high (low) $\mathrm{FR} f_{2}$. Otherwise high (low) FR $f_{1}$ gets high (low) FR $f_{3}$.

If high (low) FR $f_{2}$ or high (low) FR $f_{3}$ is a NaN, and neither FR $f_{2}$ or FR $f_{3}$ is a NaTVal, high (low) FR $f_{1}$ gets high (low) FR $f_{3}$.
The exponent field of $F R f_{1}$ is set to the biased exponent for $2.0^{63}$ ( $0 \times 1003 \mathrm{E}$ ) and the sign field of $\mathrm{FR} f_{1}$ is set to positive (0).
If either $\operatorname{FR} f_{2}$ or $\operatorname{FR} f_{3}$ is NaTVal, $\mathrm{FR} f_{1}$ is set to NaTVal instead of the computed result.
This operation does not propagate NaNs the same way as other arithmetic floating-point instructions. The Invalid Operation is signaled in the same manner as for the fpcmp.lt operation.

The mnemonic values for sf are given in Table 2-23 on page 3:56.

```
Operation: if (PR[qp]) {
    fp_check_target_register(f_);
    if (tmp_isrcode = fp_reg_disabled(f1, f}\mp@subsup{f}{2}{},\mp@subsup{f}{3}{},0)
        disabled fp register fault(tmp isrcode, 0);
    if (fp_is_natval(FR[f2]) || fp_is_natval(FR[f_])) {
        FR[f] ] = NATVAL;
    } else {
        fpminmax exception fault_check(f2, ff, sf, &tmp fp_env);
        if (fp_raise_fault(tmp_fp_env))
            fp_exception_fault(fp_decode_fault(tmp_fp_env));
        tmp_fr2 = tmp_left = fp_reg_read_hi(f2);
        tmp_fr3 = tmp_right = fp_reg_read_hi(f3);
        tmp_left.sign = FP_SIGN_POSITIVE;
        tmp_right.sign = FP_SIGN_POSITIVE;
        tmp_bool_res = fp_less_than(tmp_left, tmp_right);
        tmp_res_hi = fp_single(tmp_bool_res ? tmp_fr2: tmp_fr3);
        tmp_fr2 = tmp_left = fp_reg_read_lo(f2);
        tmp_fr3 = tmp_right = fp_reg_read_lo(f3);
        tmp left.sign = FP SIGN POSITIVE;
        tmp_right.sign = FP_SIGN_POSITIVE;
        tmp_bool_res = fp_less_than(tmp_left, tmp_right);
        tmp_res_lo = fp_single(tmp_bool_res ? tmp_fr2: tmp_fr3);
        FR[ff].significand = fp_concatenate(tmp_res_hi, tmp_res_lo);
        FR[ff].exponent = FP_INTEGER_EXP;
        FR[ff].sign = FP SIGN POSITIVE;
        fp_update_fpsr(sf, tmp_fp_env);
    }
    fp_update_psr(f_);
}
```

fpamin

FP Exceptions: Invalid Operation (V)
Denormal/Unnormal Operand (D) Software Assist (SWA) fault

Interruptions: Illegal Operation fault Disabled Floating-point Register fault

## fpemp - Floating-point Parallel Compare

Format: $\quad(q p)$ fpcmp.frel.sf $f_{1}=f_{2}, f_{3}$

Description: The two pairs of single precision source operands in the significand fields of $\mathrm{FR} f_{2}$ and FR $f_{3}$ are compared for one of twelve relations specified by frel. This produces a boolean result which is a mask of 321 's if the comparison condition is true, and a mask of 32 0's otherwise. This result is written to a pair of 32-bit integers in the significand field of FR $f_{1}$. The exponent field of FR $f_{1}$ is set to the biased exponent for $2.0^{63}(0 \times 1003 \mathrm{E})$ and the sign field of $\mathrm{FR} f_{1}$ is set to positive (0).

Table 2-29. Floating-point Parallel Comparison Results

| PR[qp]==0 | PR[qp]==1 |  |  |
| :---: | :---: | :---: | :---: |
|  | Result==false, <br> No Source NaTVals | Result==true, <br> No Source NaTVals | One or More <br> Source NaTVals |
|  | $0 \ldots 0$ | $1 \ldots 1$ | NaTVal |

The mnemonic values for sf are given in Table 2-23 on page 3:56.
The relations are defined for each of the comparison types in Table 2-29. Of the twelve relations, not all are directly implemented in hardware. Some are actually pseudo-ops. For these, the assembler simply switches the source operand specifiers and/or switches the predicate type specifiers and uses an implemented relation.

If either $\operatorname{FR} f_{2}$ or $\operatorname{FR} f_{3}$ is a $N a T V a l, \operatorname{FR} f_{1}$ is set to $N a T V a l$ instead of the computed result.
Table 2-30. Floating-point Parallel Comparison Relations

| frel | frel Completer <br> Unabbreviated | Relation | Pseudo-op of | Quiet NaN <br> as Operand <br> Signals Invalid |  |
| :--- | :--- | :--- | :--- | :--- | :--- |
| eq | equal | $f_{2}==f_{3}$ |  | No |  |
| It | less than | $f_{2}<f_{3}$ |  | Yes |  |
| le | less than or equal | $f_{2}<=f_{3}$ |  | Yes |  |
| gt | greater than | $f_{2}>f_{3}$ | It | $f_{2} \leftrightarrow f_{3}$ | Yes |
| ge | greater than or equal | $f_{2}>=f_{3}$ | le | $f_{2} \leftrightarrow f_{3}$ | Yes |
| unord | unordered | $f_{2} ? f_{3}$ |  |  | No |
| neq | not equal | $!\left(f_{2}==f_{3}\right)$ |  | No |  |
| nlt | not less than | $!\left(f_{2}<f_{3}\right)$ |  | Yes |  |
| nle | not less than or equal | $!\left(f_{2}<=f_{3}\right)$ |  |  | Yes |
| ngt | not greater than | $!\left(f_{2}>f_{3}\right)$ | nlt | $f_{2} \leftrightarrow f_{3}$ | Yes |
| nge | not greater than or equal | $!\left(f_{2}>=f_{3}\right)$ | nle | $f_{2} \leftrightarrow f_{3}$ | Yes |
| ord | ordered | $!\left(f_{2} ? f_{3}\right)$ |  |  | No |

```
Operation: if (PR[qp]) \{
    fp_check_target_register \(\left(f_{1}\right)\);
    if (tmp_isrcode \(=\) fp_reg_disabled ( \(\left.f_{1}, f_{2}, f_{3}, 0\right)\) )
        disabled_fp_register_fault(tmp_isrcode, 0);
    if (fp_is_natval (FR[f2]) || fp_is_natval(FR[f \(\left.\left.f_{3}\right]\right)\) ) \{
        \(\operatorname{FR}\left[f_{1}\right]=\) NATVAL;
    \} else \{
        fpcmp_exception_fault_check( \(\left.f_{2}, f_{3}, f r e l, s f, \& t m p \_f p \_e n v\right) ;\)
        if (fp_raise_fault(tmp_fp_env))
        fp_exception_fault(fp_decode_fault(tmp_fp_env));
        tmp_fr2 = fp_reg_read_hi \(\left(f_{2}\right)\);
        tmp_fr3 \(=\) fp_reg_read_hi \(\left(f_{3}\right)\);
        if (frel == 'eq') tmp_rel = fp_equal(tmp_fr2, tmp_fr3);
        else if (frel == 'lt') tmprel = fp less than(tmp fr2, tmp fr3);
        else if (frel == 'le') tmp_rel = fp_lessēr_or_equal(tmp_fr2,
                tmp_fr3);
        else if (frel == 'gt') tmp_rel = fp_less_than(tmp_fr3, tmp_fr2);
        else if (frel == 'ge') tmp_rel = fp_lesser_or_equal (tmp_fr3,
                                    tmp fr2);
else if (frel == 'unord') tmp_rel = fp_unordered(tmp_fr2, tmp_fr3);
else if (frel == 'neq') tmp_rel = !fp_equal(tmp_fr2, tmp_fr3);
else if (frel == 'nlt') tmp_rel = !fp_less_than(tmp_fr2, tmp_fr3);
else if (frel == 'nle') tmp_rel = !fp_lessēr_or_equäl(tmp_fr2,
                                    tmp_fr3);
else if (frel == 'ngt') tmp_rel = !fp_less_than(tmp_fr3, tmp_fr2);
else if (frel == 'nge') tmp_rel = !fp_lesser_or_equal(tmp_fr3,
                                    tmp_fr2);
else tmp_rel = !fp_unordered(tmp_fr2,
                                    tmp_fr3); //`ord'
tmp_res_hi = (tmp_rel ? 0xFFFFFFFF : 0x00000000);
tmp_fr2 = fp_reg_read_lo \(\left(f_{2}\right)\);
tmp_fr3 = fp_reg_read_lo(f \(f_{3}\);
if (frel == 'eq') tmp_rel = fp_equal(tmp_fr2, tmp_fr3);
else if (frel == 'lt') tmp_rel = fp_less_than(tmp_fr2, tmp_fr3);
else if (frel == 'le') tmp_rel = fp_lesser_or_equal(tmp_fr2,
                                    tmp_fr3);
else if (frel == 'gt') tmp_rel = fp_less_than(tmp_fr3, tmp_fr2);
else if (frel == 'ge') tmp_rel = fp_lesser_or_equal(tmp_fr3,
                                    tmp_fr2);
else if (frel == 'unord')tmp_rel = fp_unordered(tmp_fr2, tmp_fr3);
else if (frel == 'neq') tmp_rel = !fp_equal(tmp_fr2, tmp_fr3);
else if (frel == 'nlt') tmp_rel = !fp_less_than(tmp_fr2, tmp_fr3);
else if (frel == 'nle') tmp_rel = !fp_lesser_or_equal(tmp_fr2,
    tmp_fr3);
else if (frel == 'ngt') tmp_rel = !fp_less_than(tmp_fr3, tmp_fr2);
else if (frel == 'nge') tmp_rel = !fp_lesser_or_equal(tmp_fr3,
                                    tmp_fr2);
else tmp_rel = !fp_unordered(tmp_fr2,
                                    tmp_fr3); //'ord'
```

```
    tmp res lo = (tmp rel ? 0xFFFFFFFF : 0x00000000);
    FR[f_] .significand = fp_concatenate(tmp_res_hi, tmp_res_lo);
    FR[ff].exponent = FP_INTEGER_EXP;
    FR[ff].sign = FP_SIGN_POSITIVE;
    fp_update_fpsr(sf, tmp_fp_env);
    }
    fp_update_psr(f_);
}
```

FP Exceptions: Invalid Operation (V)
Denormal/Unnormal Operand (D)
Software Assist (SWA) fault
Interruptions: Illegal Operation fault
Floating-point Exception fault

## fpcvt.fx - Convert Parallel Floating-point to Integer

| Format: | $(q p)$ fpcvt.fx.sf $f_{1}=f_{2}$ | signed_form | F10 |
| :--- | :--- | ---: | :--- |
|  | $(q p)$ fpcvt.fx.trunc.sf $f_{1}=f_{2}$ | signed_form, trunc_form | F10 |
|  | $(q p)$ fpcvt.fxu.sf $f_{1}=f_{2}$ | unsigned_form | F10 |
|  | $(q p)$ fpcvt.fxu.trunc.sf $f_{1}=f_{2}$ | unsigned_form, trunc_form | F10 |

Description: The pair of single precision values in the significand field of $F R f_{2}$ is converted to a pair of 32-bit signed integers (signed_form) or unsigned integers (unsigned_form) using either the rounding mode specified in the FPSR.sf.rc, or using Round-to-Zero if the trunc_form of the instruction is used. The result is written as a pair of 32-bit integers into the significand field of $\mathrm{FR} f_{1}$. The exponent field of $\mathrm{FR} f_{1}$ is set to the biased exponent for $2.0^{63}(0 \times 1003 E)$ and the sign field of $F R f_{1}$ is set to positive ( 0 ). If the result of the conversion cannot be represented as a 32-bit integer, the 32-bit integer indefinite value $0 \times 80000000$ is used as the result, if the IEEE Invalid Operation Floating-point Exception fault is disabled.

If FR $f_{2}$ is a NaTVal, FR $f_{1}$ is set to NaTVal instead of the computed result.
The mnemonic values for sf are given in Table 2-23 on page 3:56.

```
Operation: if (PR[qp]) {
    fp check target register(ff);
    if (tmp_isrcode = fp_reg_disabled(f1, f2, 0, 0))
            disabled_fp_register_fault(tmp_isrcode, 0);
    if (fp_is_natval(FR[f2])) {
        FR[ff] = NATVAL;
        fp_update_psr(f_);
    } else {
        tmp_default_result_pair = fpcvt_exception_fault_check(f2,
                            signed_form, trunc_form, sf, &tmp_fp_env);
        if (fp_raise_fault(tmp_fp_env))
            fp_exception_fault(fp_decode_fault(tmp_fp_env));
        if (fp_is_nan(tmp_default_result_pair.hi)) {
            tmp_res_hi = INTEGER_INDEFINITE_32_BIT;
        } else {
            tmp_res = fp_ieee_rnd_to_int_sp(fp_reg_read_hi(f2), HIGH,
                &tmp_fp_env);
            if (tmp_res.exponent)
                tmp_res.significand = fp_U64_rsh(
                    tmp res.significand, (FP INTEGER EXP - tmp res.exponent));
        if (signed_form && tmp_res.sign)
                tmp_res.significand = (~tmp_res.significand) + 1;
        tmp_res_hi = tmp_res.significand{31:0};
    }
    if (fp_is_nan(tmp_default_result_pair.lo)) {
        tmp_res_lo = INTEGER_INDEFINITE_32_BIT;
        } else {
        tmp_res = fp_ieee_rnd_to_int_sp(fp_reg_read_lo(f2), LOW,
                &tmp_fp_env);
        if (tmp_res.exponent)
                tmp_res.significand = fp_U64_rsh(
                    tmp_res.significand, (FP_INTEGER_EXP - tmp_res.exponent));
        if (signed_form && tmp_res.sign)
                tmp_res.significand = (~tmp_res.significand) + 1;
        tmp_res_lo = tmp_res.significand{31:0};
    }
    FR[f_].significand = fp_concatenate(tmp_res_hi, tmp_res_lo);
    FR[ff].exponent = FP_INTEGER_EXP;
    FR[ff].sign = FP_SIGN_POSITIVE;
    fp_update_fpsr(sf, tmp_fp_env);
    fp_update_psr(ff);
    if (fp_raise_traps(tmp_fp_env))
        fp_exception_trap(fp_decode_trap(tmp_fp_env));
    }
}
FP Exceptions: Invalid Operation (V)
Inexact (I)
Denormal/Unnormal Operand (D) Software Assist (SWA) Fault
```

Interruptions: Illegal Operation fault Disabled Floating-point Register fault

Floating-point Exception fault Floating-point Exception trap

## fpma - Floating-point Parallel Multiply Add

## Format: $\quad(q p)$ fpma.sf $f_{1}=f_{3}, f_{4}, f_{2}$

Description: The pair of products of the pairs of single precision values in the significand fields of FR $f_{3}$ and $\mathrm{FR} f_{4}$ are computed to infinite precision and then the pair of single precision values in the significand field of $\mathrm{FR} f_{2}$ is added to these products, again in infinite precision. The resulting values are then rounded to single precision using the rounding mode specified by FPSR.sf.rc. The pair of rounded results are stored in the significand field of $F R f_{1}$. The exponent field of $F R f_{1}$ is set to the biased exponent for $2.0^{63}$ ( $0 \times 1003 \mathrm{E}$ ) and the sign field of $\mathrm{FR} f_{1}$ is set to positive (0).

If any of $\operatorname{FR} f_{3}, \mathrm{FR} f_{4}$, or $\operatorname{FR} f_{2}$ is a NaTVal, $\operatorname{FR} f_{1}$ is set to $N a T V a l$ instead of the computed results.

Note: If $f_{2}$ is f0 in the fpma instruction, just the IEEE multiply operation is performed. (See "fpmpy - Floating-point Parallel Multiply" on page 3:115.) FR f1, as an operand, is not a packed pair of 1.0 values, it is just the register file format's 1.0 value.

The mnemonic values for sf are given in Table 2-23 on page 3:56.
The encodings and interpretation for the status field's $r$ c are given in Table 5-6 on page 1:90.

```
Operation: if (PR[qp]) {
    fp_check_target_register(f_);
    if (tmp_isrcode = fp_reg_disabled( fr , f2, fr f f f ) )
        disabled_fp_register_fault(tmp_isrcode, 0);
    if (fp_is_natval(FR[f2]) || fp_is_natval(FR[f_]) ||
        fp_is_natval(FR[f4])) {
        FR[ff] = NATVAL;
        fp_update_psr(f);
    } else {
        tmp_default_result_pair = fpma_exception_fault_check(f2,
                                    f3, ff, sf, &tmp_fp_env);
        if (fp_raise_fault(tmp_fp_env))
            fp_exception_fault(fp_decode_fault(tmp_fp_env));
        if (fp_is_nan_or_inf(tmp_default_result_pair.hi)) {
            tmp_res_hi = fp_single(tmp_default_result_pair.hi);
        } else {
            tmp_res = fp_mul(fp_reg_read_hi(f (f), fp_reg_read_hi(f4));
            if (ff != 0)
                    tmp_res = fp_add(tmp_res, fp_reg_read_hi(f2), tmp_fp_env);
                tmp_res_hi = fp_ieee_round_sp(tmp_res, HIGH, &tmp_fp_env);
        }
        if (fp_is_nan_or_inf(tmp_default_result_pair.lo)) {
                tmp_res_lo = fp_single(tmp_default_result_pair.lo);
        } else {
                tmp_res = fp_mul(fp_reg_read_lo(f_), fp_reg_read_lo(f4));
                if (f2 != 0)
                    tmp_res = fp_add(tmp_res, fp_reg_read_lo(f2), tmp_fp_env);
                tmp_res_lo = fp_ieee_round_sp(tmp_res, LOW, &tmp_fp_env);
            }
        FR[f_].significand = fp_concatenate(tmp_res_hi, tmp_res_lo);
        FR[ff].exponent = FP INTEGER EXP;
        FR[ff].sign = FP_SIGN_POSITIVE;
        fp_update_fpsr(sf, tmp_fp_env);
        fp_update_psr(f_);
        if (fp_raise_traps(tmp_fp_env))
            fp_exception_trap(fp_decode_trap(tmp_fp_env));
    }
}
```

FP Exceptions: Invalid Operation (V)
Denormal/Unnormal Operand (D) Software Assist (SWA) Fault

Underflow (U)
Overflow (O)
Inexact (I)
Software Assist (SWA) trap
Floating-point Exception fault
Floating-point Exception trap

## fpmax - Floating-point Parallel Maximum

```
Format: (qp) fpmax.sf f}\mp@subsup{f}{1}{}=\mp@subsup{f}{2}{},\mp@subsup{f}{3}{
Description: The paired single precision values in the significands of \(\mathrm{FR} f_{2}\) or \(\mathrm{FR} f_{3}\) are compared. The operands with the larger value is returned in the significand of FR \(f_{1}\).
If the value of high (low) \(\mathrm{FR} f_{3}\) is less than the value of high (low) FR \(f_{2}\), high (low) FR \(f_{1}\) gets high (low) FR \(f_{2}\). Otherwise high (low) FR \(f_{1}\) gets high (low) FR \(f_{3}\).
If high (low) \(\mathrm{FR} f_{2}\) or high (low) \(\mathrm{FR} f_{3}\) is a \(N a N\), high (low) \(\mathrm{FR} f_{1}\) gets high (low) FR \(f_{3}\).
The exponent field of \(F R f_{1}\) is set to the biased exponent for \(2.0^{63}(0 \times 1003 \mathrm{E})\) and the sign field of \(\mathrm{FR} f_{1}\) is set to positive (0).
If either \(\operatorname{FR} f_{2}\) or \(\operatorname{FR} f_{3}\) is NaTVal, \(\mathrm{FR} f_{1}\) is set to NaTVal instead of the computed result.
This operation does not propagate NaNs the same way as other arithmetic floating-point instructions. The Invalid Operation is signaled in the same manner as for the fpcmp.lt operation.
The mnemonic values for sf are given in Table 2-23 on page 3:56.
```

```
Operation: if (PR[qp]) {
```

Operation: if (PR[qp]) {
fp_check_target_register(f_);
fp_check_target_register(f_);
if (tmp_isrcode = fp_reg_disabled(f1, fr fr fr 0))
if (tmp_isrcode = fp_reg_disabled(f1, fr fr fr 0))
disabled_fp_register_fault(tmp_isrcode, 0);
disabled_fp_register_fault(tmp_isrcode, 0);
if (fp_is_natval(FR[ff_) || fp_is_natval(FR[f_])) {
if (fp_is_natval(FR[ff_) || fp_is_natval(FR[f_])) {
FR[ff] = NATVAL;
FR[ff] = NATVAL;
} else {
} else {
fpminmax exception fault check(f2, ff, sf, \&tmp fp env);
fpminmax exception fault check(f2, ff, sf, \&tmp fp env);
if (fp_raise fault(tmp fp env))
if (fp_raise fault(tmp fp env))
fp_exception_fault(fp_decode_fault(tmp_fp_env));
fp_exception_fault(fp_decode_fault(tmp_fp_env));
tmp_fr2 = tmp_right = fp_reg_read_hi(f_);
tmp_fr2 = tmp_right = fp_reg_read_hi(f_);
tmp_fr3 = tmp_left = fp_reg_read_hi (f3);
tmp_fr3 = tmp_left = fp_reg_read_hi (f3);
tmp_bool_res = fp_less_than(tmp_left, tmp_right);
tmp_bool_res = fp_less_than(tmp_left, tmp_right);
tmp_res_hi = fp_single(tmp_bool_res ? tmp_fr2 : tmp_fr3);
tmp_res_hi = fp_single(tmp_bool_res ? tmp_fr2 : tmp_fr3);
tmp_fr2 = tmp_right = fp_reg_read_lo(f_);
tmp_fr2 = tmp_right = fp_reg_read_lo(f_);
tmp_fr3 = tmp_left = fp_reg_read_lo(f3);
tmp_fr3 = tmp_left = fp_reg_read_lo(f3);
tmp_bool_res = fp_less_than(tmp_left, tmp_right);
tmp_bool_res = fp_less_than(tmp_left, tmp_right);
tmp_res_lo = fp_single(tmp_bool_res ? tmp_fr2 : tmp_fr3);
tmp_res_lo = fp_single(tmp_bool_res ? tmp_fr2 : tmp_fr3);
FR[ffl].significand = fp_concatenate(tmp_res_hi, tmp_res_lo);
FR[ffl].significand = fp_concatenate(tmp_res_hi, tmp_res_lo);
FR[ff].exponent = FP_INTEGER_EXP;
FR[ff].exponent = FP_INTEGER_EXP;
FR[ff].sign = FP_SIGN_POSITIVE;
FR[ff].sign = FP_SIGN_POSITIVE;
fp_update_fpsr(sf, tmp_fp_env);
fp_update_fpsr(sf, tmp_fp_env);
}
}
fp_update_psr(f_);
fp_update_psr(f_);
}

```
}
```

F8

FP Exceptions: Invalid Operation (V)
Denormal/Unnormal Operand (D)
Software Assist (SWA) fault

Interruptions: Illegal Operation fault Disabled Floating-point Register fault

## fpmerge - Floating-point Parallel Merge

$\begin{array}{ll}\text { Format: } & (q p) \text { fpmerge.ns } f_{1}=f_{2}, f_{3} \\ & (q p) \text { fpmerge.s } f_{1}=f_{2}, f_{3} \\ & (q p) \text { fpmerge.se } f_{1}=f_{2}, f_{3}\end{array}$

| neg_sign_form | F9 |
| ---: | ---: |
| sign_form | F9 |
| sign_exp_form | F9 |

Description: For the neg_sign_form, the signs of the pair of single precision values in the significand field of $\mathrm{FR} f_{2}$ are negated and concatenated with the exponents and the significands of the pair of single precision values in the significand field of $F R f_{3}$ and stored in the significand field of $\mathrm{FR} f_{1}$. This form can be used to negate a pair of single precision floating-point numbers by using the same register for $f_{2}$ and $f_{3}$.
For the sign_form, the signs of the pair of single precision values in the significand field of $\mathrm{FR} f_{2}$ are concatenated with the exponents and the significands of the pair of single precision values in the significand field of FR $f_{3}$ and stored in FR $f_{1}$.
For the sign_exp_form, the signs and exponents of the pair of single precision values in the significand field of $\operatorname{FR} f_{2}$ are concatenated with the pair of single precision significands in the significand field of $F R f_{3}$ and stored in the significand field of FR $f_{1}$.
For all forms, the exponent field of $F R f_{1}$ is set to the biased exponent for $2.0^{63}$ ( $0 \times 1003 \mathrm{E}$ ) and the sign field of $\mathrm{FR} f_{1}$ is set to positive (0).
For all forms, if either FR $f_{2}$ or FR $f_{3}$ is a NaTVal, FR $f_{1}$ is set to NaTVal instead of the computed result.

Figure 2-15. Floating-point Parallel Merge Negative Sign Operation


Figure 2-16. Floating-point Parallel Merge Sign Operation


Figure 2-17. Floating-point Parallel Merge Sign and Exponent Operation


Operation:

```
if (PR[qp]) {
    fp_check_target_register(f_);
    if (tmp_isrcode = fp_reg_disabled(f_, f_ f, f
        disabled_fp_register_fault(tmp_isrcode, 0);
    if (fp_is_natval(FR[f2]) || fp_is_natval (FR[f_ ] )) {
        FR[ff] = NATVAL;
    } else {
        if (neg_sign_form) {
            tmp_res_hi = (!FR[f_ ] .significand{63} << 31)
                            | (FR[f_3].significand{62:32});
            tmp_res_lo = (!FR[f [ ].significand{31} << 31)
                            | (FR[f_ ].significand{30:0});
        } else if (sign_form) {
            tmp_res_hi = (FR[f2].significand{63} << 31)
                            | (FR[f_ ].significand{62:32});
            tmp_res_lo = (FR[f2].significand{31} << 31)
                            | (FR[f_ ].significand{30:0});
        } else { // sign_exp_form
            tmp_res_hi = (FR[ff_.significand{63:55} << 23)
                        | (FR[f_3].significand{54:32});
                tmp_res_lo = (FR[f_ ].significand{31:23} << 23)
                        | (FR[f_ ].significand{22:0});
        }
        FR[f_].significand = fp_concatenate(tmp_res_hi, tmp_res_lo);
        FR[ff].exponent = FP_INTEGER_EXP;
        FR[ff].sign = FP_SIGN_POSITIVE;
    }
    fp_update_psr(f_);
}
```

FP Exceptions: None
Interruptions: Illegal Operation fault
Disabled Floating-point Register fault

## fpmin - Floating-point Parallel Minimum

```
Format: (qp) fpmin.sf f}\mp@subsup{f}{1}{}=\mp@subsup{f}{2}{},\mp@subsup{f}{3}{
Description: The paired single precision values in the significands of \(F R f_{2}\) or \(F R f_{3}\) are compared. The operands with the smaller value is returned in significand of \(F R f_{1}\).
If the value of high (low) \(\mathrm{FR} f_{2}\) is less than the value of high (low) \(F R f_{3}\), high (low) \(F R f_{1}\) gets high (low) FR \(f_{2}\). Otherwise high (low) FR \(f_{1}\) gets high (low) FR \(f_{3}\).
If high (low) \(\mathrm{FR} f_{2}\) or high (low) \(\mathrm{FR} f_{3}\) is a NaN , high (low) \(\mathrm{FR} f_{1}\) gets high (low) FR \(f_{3}\).
The exponent field of \(F R f_{1}\) is set to the biased exponent for \(2.0^{63}(0 \times 1003 \mathrm{E})\) and the sign field of \(\mathrm{FR} f_{1}\) is set to positive (0).
If either \(\operatorname{FR} f_{2}\) or \(\operatorname{FR} f_{3}\) is a \(\mathrm{NaTVal}, \mathrm{FR} f_{1}\) is set to NaTVal instead of the computed result.
This operation does not propagate NaNs the same way as other arithmetic floating-point instructions. The Invalid Operation is signaled in the same manner as for the fpcmp.lt operation.
The mnemonic values for sf are given in Table 2-23 on page 3:56.
```

```
Operation: if (PR[qp]) {
```

Operation: if (PR[qp]) {
fp_check_target_register(f_);
fp_check_target_register(f_);
if (tmp_isrcode = fp_reg_disabled(f1, fr fr fr 0))
if (tmp_isrcode = fp_reg_disabled(f1, fr fr fr 0))
disabled_fp_register_fault(tmp_isrcode, 0);
disabled_fp_register_fault(tmp_isrcode, 0);
if (fp_is_natval(FR[f2]) || fp_is_natval(FR[f_])) {
if (fp_is_natval(FR[f2]) || fp_is_natval(FR[f_])) {
FR[ff] = NATVAL;
FR[ff] = NATVAL;
} else {
} else {
fpminmax_exception_fault_check(f2, ff, sf, \&tmp_fp_env);
fpminmax_exception_fault_check(f2, ff, sf, \&tmp_fp_env);
if (fp_raise_fault(tmp_fp_env))
if (fp_raise_fault(tmp_fp_env))
fp_exception_fault(fp_decode_fault(tmp_fp_env));
fp_exception_fault(fp_decode_fault(tmp_fp_env));
tmp_fr2 = tmp_left = fp_reg_read_hi (f2);
tmp_fr2 = tmp_left = fp_reg_read_hi (f2);
tmp_fr3 = tmp_right = fp_reg_read_hi(f_);
tmp_fr3 = tmp_right = fp_reg_read_hi(f_);
tmp_bool_res = fp_less_than(tmp_left, tmp_right);
tmp_bool_res = fp_less_than(tmp_left, tmp_right);
tmp_res_hi = fp_single(tmp_bool_res ? tmp_fr2: tmp_fr3);
tmp_res_hi = fp_single(tmp_bool_res ? tmp_fr2: tmp_fr3);
tmp_fr2 = tmp_left = fp_reg_read_lo(f_);
tmp_fr2 = tmp_left = fp_reg_read_lo(f_);
tmp_fr3 = tmp_right = fp_reg_read_lo(f_);
tmp_fr3 = tmp_right = fp_reg_read_lo(f_);
tmp_bool_res = fp_less_than(tmp_left, tmp_right);
tmp_bool_res = fp_less_than(tmp_left, tmp_right);
tmp_res_lo = fp_single(tmp_bool_res ? tmp_fr2: tmp_fr3);
tmp_res_lo = fp_single(tmp_bool_res ? tmp_fr2: tmp_fr3);
FR[ffl].significand = fp_concatenate(tmp_res_hi, tmp_res_lo);
FR[ffl].significand = fp_concatenate(tmp_res_hi, tmp_res_lo);
FR[ff].exponent = FP_INTEGER_EXP;
FR[ff].exponent = FP_INTEGER_EXP;
FR[ff].sign = FP_SIGN_POSITIVE;
FR[ff].sign = FP_SIGN_POSITIVE;
fp_update_fpsr(sf, tmp_fp_env);
fp_update_fpsr(sf, tmp_fp_env);
}
}
fp_update_psr(f_);
fp_update_psr(f_);
}

```
}
```

F8

FP Exceptions: Invalid Operation (V)
Denormal/Unnormal Operand (D)
Software Assist (SWA) fault

Interruptions: Illegal Operation fault Disabled Floating-point Register fault

## fpmpy - Floating-point Parallel Multiply

Format: (qp) fpmpy.sf $f_{1}=f_{3}, f_{4} \quad$ pseudo-op of: (qp) fpma.sf $f_{1}=f_{3}, f_{4}, f 0$
Description: The pair of products of the pairs of single precision values in the significand fields of FR $f_{3}$ and $\mathrm{FR} f_{4}$ are computed to infinite precision. The resulting values are then rounded to single precision using the rounding mode specified by FPSR.sf.rc. The pair of rounded results are stored in the significand field of $F R f_{1}$. The exponent field of $F R f_{1}$ is set to the biased exponent for $2.0^{63}$ ( $0 \times 1003 \mathrm{E}$ ) and the sign field of $F R f_{1}$ is set to positive (0).
If either $\mathrm{FR} f_{3}$, or $\mathrm{FR} f_{4}$ is a NaTVal, $\mathrm{FR} f_{1}$ is set to NaTVal instead of the computed results.

The mnemonic values for sf are given in Table 2-23 on page 3:56.
The encodings and interpretation for the status field's rc are given in Table 5-6 on page 1:90.

Operation: See "fpma - Floating-point Parallel Multiply Add" on page 3:107.

## fpms - Floating-point Parallel Multiply Subtract

Format: $\quad(q p)$ fpms.sf $f_{1}=f_{3}, f_{4}, f_{2}$
Description: The pair of products of the pairs of single precision values in the significand fields of FR $f_{3}$ and $\mathrm{FR} f_{4}$ are computed to infinite precision and then the pair of single precision values in the significand field of $\operatorname{FR} f_{2}$ is subtracted from these products, again in infinite precision. The resulting values are then rounded to single precision using the rounding mode specified by FPSR.sf.rc. The pair of rounded results are stored in the significand field of $\mathrm{FR} f_{1}$. The exponent field of $\mathrm{FR} f_{1}$ is set to the biased exponent for $2.0^{63}$ ( $0 \times 1003 E$ ) and the sign field of $F R f_{1}$ is set to positive ( 0 ).

Note: If any of FR $f_{3}, \operatorname{FR} f_{4}$, or $\operatorname{FR} f_{2}$ is a NaTVal, FR $f_{1}$ is set to NaTVal instead of the computed results.

Mapping: If $f_{2}$ is f0 in the fpms instruction, just the IEEE multiply operation is performed.
The mnemonic values for sf are given in Table 2-23 on page 3:56.
The encodings and interpretation for the status field's rc are given in Table 5-6 on page 1:90.

```
Operation: if (PR[qp]) {
    fp_check_target_register(f_);
    if (tmp_isrcode = fp_reg_disabled(f fr , f2, f3, f4 ))
        disabled_fp_register_fault(tmp_isrcode, 0);
    if (fp_is_natval(FR[f2]) || fp_is_natval(FR[f_]) ||
        fp_is_natval(FR[f4])) {
        FR[ff] = NATVAL;
        fp_update_psr(f);
        } else {
            tmp_default_result_pair = fpms_fpnma_exception_fault_check(f2, fr m
                \mp@subsup{f}{4}{\prime},sf, &tmp_fp_env);
            if (fp_raise_fault(tmp_fp_env))
                fp_exception_fault(fp_decode_fault(tmp_fp_env));
            if (fp_is_nan_or_inf(tmp_default_result_pair.hi)) {
                tmp_res_hi = - fp_single(tmp_default_result_pair.hi);
            } else {
                tmp_res = fp_mul(fp_reg_read_hi(f)
                if (f2 != 0) {
                    tmp_sub = fp_reg_read_hi(f2);
                    tmp_sub.sign = !tmp_sub.sign;
                tmp_res = fp_add(tmp_res, tmp_sub, tmp_fp_env);
            }
                tmp_res_hi = fp_ieee_round_sp(tmp_res, HIGH, &tmp_fp_env);
            }
            if (fp_is_nan_or_inf(tmp_default_result_pair.lo)) {
                tmp_res_lo = fp_single(tmp_default_result_pair.lo);
            } else {
                tmp_res = fp_mul(fp_reg_read_lo(f3), fp_reg_read_lo(f4));
                if (f2 != 0) {
                    tmp_sub = fp_reg_read_lo(f2);
                    tmp_sub.sign = !tmp_sub.sign;
                    tmp_res = fp_add(tmp_res, tmp_sub, tmp_fp_env);
            }
```

```
                tmp_res_lo = fp_ieee_round_sp(tmp_res, LOW, &tmp_fp_env);
    }
    FR[f_].significand = fp_concatenate(tmp_res_hi, tmp_res_lo);
    FR[ff].exponent = FP_INTEGER_EXP;
    FR[ff].sign = FP_SIGN_POSITIVE;
    fp_update_fpsr(sf, tmp_fp_env);
    fp_update_psr(f_);
    if (fp_raise_traps(tmp_fp_env))
        fp_exception_trap(fp_decode_trap(tmp_fp_env));
    }
}
```

FP Exceptions: Invalid Operation (V)
Denormal/Unnormal Operand (D)
Software Assist (SWA) fault

Interruptions: Illegal Operation fault
Disabled Floating-point Register fault

Underflow (U)
Overflow (O)
Inexact (I)
Software Assist (SWA) trap
Floating-point Exception fault Floating-point Exception trap

## fpneg - Floating-point Parallel Negate

Format: $\quad(q p)$ fpneg $f_{1}=f_{3}$
pseudo-op of: ( $q p$ ) fpmerge.ns $f_{1}=f_{3}, f_{3}$
Description: The pair of single precision values in the significand field of $\mathrm{FR} f_{3}$ are negated and stored in the significand field of $\operatorname{FR} f_{1}$. The exponent field of $F R f_{1}$ is set to the biased exponent for $2.0^{63}$ ( $0 \times 1003 E$ ) and the sign field of $F R f_{1}$ is set to positive (0).
If FR $f_{3}$ is a NaTVal, FR $f_{1}$ is set to NaTVal instead of the computed result.
Operation: See "fpmerge - Floating-point Parallel Merge" on page 3:111.

## fpnegabs - Floating-point Parallel Negate Absolute Value

Format: (qp) fpnegabs $f_{1}=f_{3} \quad$ pseudo-op of: (qp) fpmerge.ns $f_{1}=f 0, f_{3}$

Description: The absolute values of the pair of single precision values in the significand field of $\mathrm{FR} f_{3}$ are computed, negated and stored in the significand field of FR $f_{1}$. The exponent field of $F R f_{1}$ is set to the biased exponent for $2.0^{63}(0 \times 1003 \mathrm{E})$ and the sign field of $F R f_{1}$ is set to positive (0).

If $\mathrm{FR} f_{3}$ is a $\mathrm{NaTVal}, \mathrm{FR} f_{1}$ is set to NaTVal instead of the computed result.
Operation: See "fpmerge - Floating-point Parallel Merge" on page 3:111.

## fpnma - Floating-point Parallel Negative Multiply Add

Format: $\quad(q p)$ fpnma.sf $f_{1}=f_{3}, f_{4}, f_{2}$
Description: The pair of products of the pairs of single precision values in the significand fields of FR $f_{3}$ and $\mathrm{FR} f_{4}$ are computed to infinite precision, negated, and then the pair of single precision values in the significand field of $\mathrm{FR} f_{2}$ are added to these (negated) products, again in infinite precision. The resulting values are then rounded to single precision using the rounding mode specified by FPSR.sf.rc. The pair of rounded results are stored in the significand field of $F R f_{1}$. The exponent field of $F R f_{1}$ is set to the biased exponent for $2.0^{63}$ ( $0 \times 1003 E$ ) and the sign field of $F R f_{1}$ is set to positive (0).

If any of $\operatorname{FR} f_{3}, F R f_{4}$, or $\operatorname{FR} f_{2}$ is a NaTVal, $\operatorname{FR} f_{1}$ is set to $N a T V a l$ instead of the computed result.

Note: If $f_{2}$ is $f 0$ in the fpnma instruction, just the IEEE multiply operation (with the product being negated before rounding) is performed.

The mnemonic values for sf are given in Table 2-23 on page 3:56.
The encodings and interpretation for the status field's rc are given in Table 5-6 on page 1:90.

```
Operation: if (PR[qp]) {
    fp check target register(ff);
    if (tmp_isrcode = fp_reg_disabled(f1, f2, ff, f4
            disabled_fp_register_fault(tmp_isrcode, 0);
    if (fp_is_natval(FR[f2]) || fp_is_natval(FR[f_ ]) ||
            fp_is_natval(FR[f4])) {
            FR[ff] = NATVAL;
            fp_update_psr(f_);
    } else {
            tmp_default_result_pair = fpms_fpnma_exception_fault_check( f f , f f ,
                                    f4, sf, &tmp_fp_env);
            if (fp_raise_fault(tmp_fp_env))
            fp_exception_fault(fp_decode_fault(tmp_fp_env));
            if (fp_is_nan_or_inf(tmp_default_result_pair.hi)) {
            tmp_res_hi = fp_single(tmp_default_result_pair.hi);
        } else {
            tmp_res = fp_mul(fp_reg_read_hi(f3), fp_reg_read_hi(f4));
            tmp_res.sign = !tmp_res.sign;
            if (f2 != 0)
                    tmp_res = fp_add(tmp_res, fp_reg_read_hi(f2), tmp_fp_env);
            tmp_res_hi = fp_ieee_round_sp(tmp_res, HIGH, &tmp_fp_env);
    }
    if (fp_is_nan_or_inf(tmp_default_result_pair.lo)) {
            tmp_res_lo- = - fp_single(tmp_default_result_pair.lo);
        } else {
            tmp_res = fp_mul(fp_reg_read_lo(f3), fp_reg_read_lo(f4));
            tmp_res.sign = !tmp_res.sign;
            if
                    tmp_res = fp_add(tmp_res, fp_reg_read_lo(f2), tmp_fp_env);
            tmp_res_lo = fp_ieee_round_sp(tmp_res, LOW, &tmp_fp_env);
    }
    FR[ff].significand = fp_concatenate(tmp_res_hi, tmp_res_lo);
    FR[ff].exponent = FP_INTEGER_EXP;
    FR[ff].sign = FP_SIGN_POSITIVE;
    fp_update_fpsr(sf, tmp_fp_env);
    fp_update_psr(f);
    if (fp_raise_traps(tmp_fp_env))
        fp_exception_trap(fp_decode_trap(tmp_fp_env));
    }
}
```

FP Exceptions: Invalid Operation (V)
Underflow (U)
Denormal/Unnormal Operand (D)
Overflow (O)
Software Assist (SWA) fault
Inexact (I)
Software Assist (SWA) trap
Interruptions: Illegal Operation fault
Floating-point Exception fault Disabled Floating-point Register fault

## fpnmpy - Floating-point Parallel Negative Multiply

Format: (qp) fpnmpy.sf $f_{1}=f_{3}, f_{4} \quad$ pseudo-op of: (qp) fpnma.sf $f_{1}=f_{3}, f_{4}, \mathrm{fO}$
Description: The pair of products of the pairs of single precision values in the significand fields of FR $f_{3}$ and $\mathrm{FR} f_{4}$ are computed to infinite precision and then negated. The resulting values are then rounded to single precision using the rounding mode specified by FPSR.sf.rc. The pair of rounded results are stored in the significand field of $F R f_{1}$. The exponent field of $F R f_{1}$ is set to the biased exponent for $2.0^{63}(0 \times 1003 E)$ and the sign field of $F R f_{1}$ is set to positive (0).

If either $\mathrm{FR} f_{3}$ or $\mathrm{FR} f_{4}$ is a NaTVal, $\mathrm{FR} f_{1}$ is set to NaTVal instead of the computed results.
The mnemonic values for sf are given in Table 2-23 on page 3:56.
The encodings and interpretation for the status field's rc are given in Table 5-6 on page 1:90.

Operation: See "fpnma - Floating-point Parallel Negative Multiply Add" on page 3:120.

## fprcpa - Floating-point Parallel Reciprocal Approximation

Format: $\quad(q p)$ fprcpa.sf $f_{1}, p_{2}=f_{2}, f_{3}$
Description: If $\mathrm{PR} q p$ is $0, \mathrm{PR} p_{2}$ is cleared and $\mathrm{FR} f_{1}$ remains unchanged. If $\mathrm{PR} q p$ is 1 , the following will occur:

- Each half of the significand of $\operatorname{FR} f_{1}$ is either set to an approximation (with a relative error $<2^{-8.886}$ ) of the reciprocal of the corresponding half of $F R f_{3}$, or set to the IEEE-754 mandated response for the quotient FR $f_{2} / F R f_{3}$ of the corresponding half - if that half of $\mathrm{FR} f_{2}$ or of $\mathrm{FR} f_{3}$ is in the set $\{$-Infinity, $-0,+0,+$ Infinity, NaN$\}$.
- If either half of $F R f_{1}$ is set to the IEEE-754 mandated quotient, or is set to an approximation of the reciprocal which may cause the Newton-Raphson iterations to fail to produce the correct IEEE-754 divide result, then PR $p_{2}$ is set to 0 , otherwise it is set to 1 .
For correct IEEE divide results, when $\operatorname{PR} p_{2}$ is cleared, user software is expected to compute the quotient ( $F R f_{2} / F R f_{3}$ ) for each half (using the non-parallel frcpa instruction), and merge the results into $\operatorname{FR} f_{1}$, keeping $\operatorname{PR} p_{2}$ cleared.
- The exponent field of $\mathrm{FR} f_{1}$ is set to the biased exponent for $2.0^{63}$ ( $0 \times 1003 \mathrm{E}$ ) and the sign field of $F R f_{1}$ is set to positive (0).
- If either $\operatorname{FR} f_{2}$ or $\operatorname{FR} f_{3}$ is a NaTVal, $\mathrm{FR} f_{1}$ is set to NaTVal instead of the computed result, and $\operatorname{PR} p_{2}$ is cleared.

The mnemonic values for sf are given in Table 2-23 on page 3:56.

```
Operation: if (PR[qp]) \{
    fp_check_target_register \(\left(f_{1}\right)\);
    if (tmp_isrcode = fp_reg_disabled ( \(\left.f_{1}, f_{2}, f_{3}, 0\right)\) )
        disabled_fp_register_fault(tmp_isrcode, 0);
    if (fp_is_natval(FR[f2]) || fp_is_natval(FR[f \(\left.\left.f_{3}\right]\right)\) ) \{
        \(\operatorname{FR}\left[f_{1}\right]=\) NATVAL;
        \(\operatorname{PR}\left[p_{2}\right]=0 ;\)
    \} else \{
    tmp_default_result_pair = fprcpa_exception_fault_check( \(f_{2}, f_{3}, s f_{\text {, }}\)
                                    \&tmp_fp_env, \&limits_check);
    if (fp_raise_fault(tmp_fp_env))
        fp_exception_fault(fp_decode_fault(tmp_fp_env));
    if (fp_is_nan_or_inf(tmp_default_result_pair.hi) ||
        limits_check.hi_fr3) \{
        tmp_res_hi = fp_single(tmp_default_result_pair.hi);
        tmp_pred_hi = 0;
    \} else \{
        num = fp_normalize(fp_reg_read_hi(f2));
        den = fp_normalize(fp_reg_read_hi(f3));
        if (fp_is_inf(num) \&\& fp_is_finite(den)) \{
            tmp_res = FP_INFINITY;
            tmp_res.sign \(=\) num.sign \(\wedge\) den.sign;
            tmp_pred_hi = 0;
        \} else if (fp_is_finite(num) \&\& fp_is_inf(den)) \{
            tmp_res = FP_ZERO;
            tmp_res.sign \(=\) num.sign ^ den.sign;
            tmp_pred_hi = 0;
        \} else if (fp_is_zero(num) \&\& fp_is_finite(den)) \{
```

```
                    tmp_res = FP_ZERO;
                    tmp res.sign = num.sign ^ den.sign;
                    tmp_pred_hi = 0;
            } else {
                tmp_res = fp_ieee_recip(den);
                if (limits_check.\overline{hi_fr2_or_quot)}
                    tmp_pred_hi = 0;
                else
                    tmp_pred_hi = 1;
            }
            tmp_res_hi = fp_single(tmp_res);
        }
        if (fp_is_nan_or_inf(tmp_default_result_pair.lo) ||
            limits_check.lo_fr3) {
            tmp_res_lo = fp_single(tmp_default_result_pair.lo);
            tmp_pred_lo = 0;
        } else {
            num = fp_normalize(fp_reg_read_lo(f2));
            den = fp_normalize(fp_reg_read_lo(f3));
            if (fp_is_inf(num) && fp_is_finite(den)) {
                    tmp_res = FP_INFINITY;
                    tmp_res.sign = num.sign ^ den.sign;
                tmp_pred_lo = 0;
            } else if (fp_is_finite(num) && fp_is_inf(den)) {
                tmp_res = FP_ZERO;
                tmp_res.sign = num.sign ^ den.sign;
                tmp_pred_lo = 0;
            } else if (fp_is_zero(num) && fp_is_finite(den)) {
                tmp_res = FP_ZERO;
                tmp_res.sign = num.sign ^ den.sign;
                    tmp_pred_lo = 0;
            } else {
                    tmp_res = fp_ieee_recip(den);
                    if (limits_check.lo_fr2_or_quot)
                    tmp_pred_lo = 0;
                    else
                    tmp_pred_lo = 1;
            }
            tmp_res_lo = fp_single(tmp_res);
        }
        FR[ff].significand = fp_concatenate(tmp_res_hi, tmp_res_lo);
        FR[ffl].exponent = FP_INTEGER_EXP;
        FR[ff].sign = FP_SIGN_POSITIVE;
        PR[p}\mp@subsup{p}{2}{}]=\mathrm{ tmp_pred_hi && tmp_pred_lo;
        fp_update_fpsr(sf, tmp_fp_env);
    }
    fp_update_psr(f_);
} else {
        PR[p2] = 0;
}
```

FP Exceptions: Invalid Operation (V) Zero Divide (Z)

Denormal/Unnormal Operand (D) Software Assist (SWA) fault

Interruptions: Illegal Operation fault
Disabled Floating-point Register fault

## fprsqrta - Floating-point Parallel Reciprocal Square Root Approximation

Format: $\quad(q p)$ fprsqrta.sf $f_{1}, p_{2}=f_{3}$

## Description: If PR qp is $0, \operatorname{PR} p_{2}$ is cleared and $\mathrm{FR} f_{1}$ remains unchanged.

If PR $q p$ is 1 , the following will occur:

- Each half of the significand of $\operatorname{FR} f_{1}$ is either set to an approximation (with a relative error $<2^{-8.831}$ ) of the reciprocal square root of the corresponding half of $\mathrm{FR} f_{3}$, or set to the IEEE-754 compliant response for the reciprocal square root of the corresponding half of $\mathrm{FR} f_{3}$ - if that half of $\mathrm{FR} f_{3}$ is in the set $\{$-Infinity, -Finite, -0 , $+0,+$ Infinity, NaN\}.
- If either half of $F R f_{1}$ is set to the IEEE-754 mandated reciprocal square root, or is set to an approximation of the reciprocal square root which may cause the Newton-Raphson iterations to fail to produce the correct IEEE-754 square root result, then $\operatorname{PR} p_{2}$ is set to 0 , otherwise it is set to 1 .
For correct IEEE square root results, when $\mathrm{PR} p_{2}$ is cleared, user software is expected to compute the square root for each half (using the non-parallel frsqrta instruction), and merge the results in FR $f_{1}$, keeping $\operatorname{PR} p_{2}$ cleared.
- The exponent field of $F R f_{1}$ is set to the biased exponent for $2.0^{63}$ ( $0 \times 1003 E$ ) and the sign field of $\mathrm{FR} f_{1}$ is set to positive (0).
- If $\operatorname{FR} f_{3}$ is a NaTVal, FR $f_{1}$ is set to $N a T V a l$ instead of the computed result, and $\operatorname{PR} p_{2}$ is cleared.

The mnemonic values for sf are given in Table 2-23 on page 3:56.

```
Operation: if (PR[qp]) {
    fp_check_target_register(f_);
    if (tmp_isrcode = fp_reg_disabled(f1, f3, 0, 0))
            disabled_fp_register_fault(tmp_isrcode, 0);
    if (fp_is_natval(FR[f_])) {
        FR[f}\mp@subsup{f}{1}{}]=NATVAL
        PR[p2] = 0;
    } else {
            tmp_default_result_pair = fprsqrta_exception_fault_check(f3, sf,
                &tmp fp env, &limits check);
            if (fp_raise_fault(tmp_fp_env))
                fp_exception_fault(fp_decode_fault(tmp_fp_env));
            if (fp_is_nan(tmp_default_result_pair.hi)) {
            tmp_res_hi = fp_single(tmp_default_result_pair.hi);
            tmp_pred_hi = 0;
        } else {
            tmp_fr3 = fp_normalize(fp_reg_read_hi(f3));
            if (fp_is_zero(tmp_fr3)) {
                    tmp_res = FP_INFINITY;
                    tmp_res.sign = tmp_fr3.sign;
                    tmp_pred_hi = 0;
                } else if (fp_is_pos_inf(tmp_fr3)) {
                    tmp_res = FP_ZERO;
                    tmp_pred_hi = 0;
            } else {
                    tmp_res = fp_ieee_recip_sqrt(tmp_fr3);
```

```
                if (limits check.hi)
                        tmp_pred_hi = 0;
            else
                        tmp_pred_hi = 1;
                }
            tmp_res hi = fp single(tmp res);
            }
            if (fp_is_nan(tmp_default_result_pair.lo)) {
            tmp_res_lo = fp_single(tmp_default_result_pair.lo);
            tmp_pred_lo = 0;
            } else {
                tmp_fr3 = fp_normalize(fp_reg_read_lo(f3));
                    if (fp is zero(tmp fr3)) {
                    tmp_res = FP_INFINITY;
                    tmp_res.sign = tmp_fr3.sign;
                tmp_pred_lo = 0;
            } else if (fp_is_pos_inf(tmp_fr3)) {
                    tmp_res = FP_ZERO;
                tmp_pred_lo = 0;
            } else {
                tmp_res = fp_ieee_recip_sqrt(tmp_fr3);
                    if (limits_check.lo)
                            tmp_pred_lo = 0;
                    else
                    tmp_pred_lo = 1;
                        }
                    tmp_res_lo = fp_single(tmp_res);
                }
            FR[ff].significand = fp_concatenate(tmp_res_hi, tmp_res_lo);
            FR[ff].exponent = FP_INTEGER_EXP;
            FR[ff].sign = FP_SIGN_POSITIVE;
            PR[p2] = tmp_pred_hi && tmp_pred_lo;
            fp_update_fpsr(sf, tmp_fp_env);
    }
    fp_update_psr(f_ );
} else {
    PR[\mp@subsup{p}{2}{}]=0;
}
```

FP Exceptions: Invalid Operation (V) Denormal/Unnormal Operand (D) Software Assist (SWA) fault

Interruptions: Illegal Operation fault
Floating-point Exception fault Disabled Floating-point Register fault

## frcpa - Floating-point Reciprocal Approximation

## Format: $\quad(q p)$ frcpa.sf $f_{1}, p_{2}=f_{2}, f_{3}$

Description: If PR $q p$ is $0, \operatorname{PR} p_{2}$ is cleared and $\operatorname{FR} f_{1}$ remains unchanged.
If $P R q p$ is 1 , the following will occur:

- $\operatorname{FR} f_{1}$ is either set to an approximation (with a relative error $<2^{-8.886}$ ) of the reciprocal of $\mathrm{FR} f_{3}$, or to the IEEE-754 mandated quotient of $\mathrm{FR} f_{2} / \mathrm{FR} f_{3}$ - if either FR $f_{2}$ or FR $f_{3}$ is in the set \{-Infinity, -0, Pseudo-zero, +0, +Infinity, NaN, Unsupported\}.
- If $F R f_{1}$ is set to the approximation of the reciprocal of $\operatorname{FR} f_{3}$, then $\operatorname{PR} p_{2}$ is set to 1 ; otherwise, it is set to 0 .
- If $\mathrm{FR} f_{2}$ and $\mathrm{FR} f_{3}$ are such that the approximation of $\mathrm{FR} f_{3}$ 's reciprocal may cause the Newton-Raphson iterations to fail to produce the correct IEEE-754 result of FR $f_{2} / F R$ $f_{3}$, then a Floating-point Exception fault for Software Assist occurs.
System software is expected to compute the IEEE-754 quotient (FR $f_{2} / F R f_{3}$ ), return the result in $\operatorname{FR} f_{1}$, and set $\operatorname{PR} p_{2}$ to 0 .
- If either $\operatorname{FR} f_{2}$ or $\operatorname{FR} f_{3}$ is a $N a T V a l, \operatorname{FR} f_{1}$ is set to $N a T V a l$ instead of the computed result, and $\operatorname{PR} p_{2}$ is cleared.

The mnemonic values for sf are given in Table 2-23 on page 3:56.

```
Operation: if (PR[qp]) {
    fp_check_target_register(f_);
    if (tmp_isrcode = fp_reg_disabled(f f, ff, fl, 0))
            disabled_fp_register_fault(tmp_isrcode, 0);
    if (fp_is_natval(FR[f2]) || fp_is_natval(FR[f_f])) {
        FR[f_ ] = NATVAL;
        PR[p}\mp@subsup{\mp@code{2}}{2}{= 0;
    } else {
            tmp_default_result = frcpa_exception_fault_check(f2, fl, sf,
                                    &tmp fp_env);
            if (fp_raise_fault(tmp_fp_env))
                fp_exception_fault(fp_decode_fault(tmp_fp_env));
        if (fp_is_nan_or_inf(tmp_default_result)) {
            FR[\mp@subsup{f}{1}{\prime}] = tmp_default_result;
            PR[p}\mp@subsup{p}{2}{}]=0
        } else
            num = fp_normalize(fp_reg_read(FR[f2]));
            den = fp_normalize(fp_reg_read(FR[f3]));
            if (fp_is_inf(num) && fp_is_finite(den)) {
                FR[f_] = FP_INFINITY;
                FR[f_].sign = num.sign ^ den.sign;
                PR[p2] = 0;
            } else if (fp_is_finite(num) && fp_is_inf(den)) {
                FR[f_] = FP_ZERO;
                FR[f_].sign = num.sign ^ den.sign;
                PR[p2] = 0;
            } else if (fp_is_zero(num) && fp_is_finite(den)) {
                FR[f] ] = FP_ZERO;
                FR[f_].sign = num.sign ^ den.sign;
                PR[p2] = 0;
```

```
                } else {
                        FR[f_] = fp_ieee_recip(den);
                        PR[\mp@subsup{p}{2}{}]=1;
                }
            }
            fp_update_fpsr(sf, tmp_fp_env);
    }
    fp_update_psr(f_);
} else {
    PR[p2] = 0;
}
// fp_ieee_recip()
fp_ieee_recip(den)
{
    RECIP_TABLE[256] = {
        0x3fc, 0x3f4, 0x3ec, 0x3e4, 0x3dd, 0x3d5, 0x3cd, 0x3c6,
        0x3be, 0x3b7, 0x3af, 0x3a8, 0x3a1, 0x399, 0x392, 0x38b,
        0x384, 0x37d, 0x376, 0x36f, 0x368, 0x361, 0x35b, 0x354,
        0x34d, 0x346, 0x340, 0x339, 0x333, 0x32c, 0x326, 0x320,
        0x319, 0x313, 0x30d, 0x307, 0x300, 0x2fa, 0x2f4, 0x2ee,
        0x2e8, 0x2e2, 0x2dc, 0x2d7, 0x2d1, 0x2cb, 0x2c5, 0x2bf,
        0x2ba, 0x2b4, 0x2af, 0x2a9, 0x2a3, 0x29e, 0x299, 0x293,
        0x28e, 0x288, 0x283, 0x27e, 0x279, 0x273, 0x26e, 0x269,
        0x264, 0x25f, 0x25a, 0x255, 0x250, 0x24b, 0x246, 0x241,
        0x23c, 0x237, 0x232, 0x22e, 0x229, 0x224, 0x21f, 0x21b,
        0x216, 0x211, 0x20d, 0x208, 0x204, 0x1ff, 0x1fb, 0x1f6,
        0x1f2, 0x1ed, 0x1e9, 0x1e5, 0x1e0, 0x1dc, 0x1d8, 0x1d4,
        0x1cf, 0x1cb, 0x1c7, 0x1c3, 0x1bf, 0x1bb, 0x1b6, 0x1b2,
        0x1ae, 0x1aa, 0x1a6, 0x1a2, 0x19e, 0x19a, 0x197, 0x193,
        0x18f, 0x18b, 0x187, 0x183, 0x17f, 0x17c, 0x178, 0x174,
        0x171, 0x16d, 0x169, 0x166, 0x162, 0x15e, 0x15b, 0x157,
        0x154, 0x150, 0x14d, 0x149, 0x146, 0x142, 0x13f, 0x13b,
        0x138, 0x134, 0x131, 0x12e, 0x12a, 0x127, 0x124, 0x120,
        0x11d, 0x11a, 0x117, 0x113, 0x110, 0x10d, 0x10a, 0x107,
        0x103, 0x100, 0x0fd, 0x0fa, 0x0f7, 0x0f4, 0x0f1, 0x0ee,
        0x0eb, 0x0e8, 0x0e5, 0x0e2, 0x0df, 0x0dc, 0x0d9, 0x0d6,
        0x0d3, 0x0d0, 0x0cd, 0x0ca, 0x0c8, 0x0c5, 0x0c2, 0x0bf,
        0x0bc, 0x0b9, 0x0b7, 0x0b4, 0x0b1, 0x0ae, 0x0ac, 0x0a9,
        0x0a6, 0x0a4, 0x0a1, 0x09e, 0x09c, 0x099, 0x096, 0x094,
        0x091, 0x08e, 0x08c, 0x089, 0x087, 0x084, 0x082, 0x07f,
        0x07c, 0x07a, 0x077, 0x075, 0x073, 0x070, 0x06e, 0x06b,
        0x069, 0x066, 0x064, 0x061, 0x05f, 0x05d, 0x05a, 0x058,
        0x056, 0x053, 0x051, 0x04f, 0x04c, 0x04a, 0x048, 0x045,
        0x043, 0x041, 0x03f, 0x03c, 0x03a, 0x038, 0x036, 0x033,
        0x031, 0x02f, 0x02d, 0x02b, 0x029, 0x026, 0x024, 0x022,
        0x020, 0x01e, 0x01c, 0x01a, 0x018, 0x015, 0x013, 0x011,
        0x00f, 0x00d, 0x00b, 0x009, 0x007, 0x005, 0x003, 0x001,
    };
    tmp index = den.significand{62:55};
    tmp_res.significand = (1 << 63) | (RECIP_TABLE[tmp_index] << 53);
    tmp_res.exponent = FP_REG_EXP_ONES - 2 - den.exponent;
    tmp_res.sign = den.sign;
```

frcpa

```
    return (tmp_res);
```

\}

FP Exceptions: Invalid Operation (V)
Zero Divide (Z)
Denormal/Unnormal Operand (D)
Software Assist (SWA) fault
Interruptions: Illegal Operation fault Disabled Floating-point Register fault

## frsqrta - Floating-point Reciprocal Square Root Approximation

Format: $\quad(q p)$ frsqra.sf $f_{1}, p_{2}=f_{3}$

Description: If $\mathrm{PR} q p$ is $0, \mathrm{PR} p_{2}$ is cleared and $\mathrm{FR} f_{1}$ remains unchanged. If $P R q p$ is 1 , the following will occur:

- $\mathrm{FR} f_{1}$ is either set to an approximation (with a relative error $<2^{-8.831}$ ) of the reciprocal square root of $\mathrm{FR} f_{3}$, or set to the IEEE-754 mandated square root of $\mathrm{FR} f_{3}$ - if FR $f_{3}$ is in the set $\{$-Infinity, -Finite, -0, Pseudo-zero, +0, + Infinity, NaN , Unsupported\}.
- If $\operatorname{FR} f_{1}$ is set to an approximation of the reciprocal square root of $\operatorname{FR} f_{3}$, then $\operatorname{PR} p_{2}$ is set to 1 ; otherwise, it is set to 0 .
- If $F R f_{3}$ is such the approximation of its reciprocal square root may cause the Newton-Raphson iterations to fail to produce the correct IEEE-754 square root result, then a Floating-point Exception fault for Software Assist occurs.
System software is expected to compute the IEEE-754 square root, return the result in FR $f_{1}$, and set $\operatorname{PR} p_{2}$ to 0 .
- If FR $f_{3}$ is a NaTVal, FR $f_{1}$ is set to NaTVal instead of the computed result, and $\operatorname{PR} p_{2}$ is cleared.

The mnemonic values for sf are given in Table 2-23 on page 3:56.

```
Operation: if (PR[qp]) {
    fp_check_target_register(f_);
    if (tmp_isrcode = fp_reg_disabled(f1, ff, 0, 0))
        disabled_fp_register_fault(tmp_isrcode, 0);
    if (fp_is_natval(FR[f3])) {
        FR[f_ ] = NATVAL;
        PR[p2] = 0;
    } else {
        tmp_default_result = frsqrta_exception_fault_check(f3, sf,
                                    &tmp_fp_env);
        if (fp_raise_fault(tmp_fp_env))
        fp_exception_fault(fp_decode_fault(tmp_fp_env));
        if (fp_is_nan(tmp_default_result)) {
        FR[\mp@subsup{f}{1}{}]=}=\mathrm{ tmp_default_result;
        PR[\mp@subsup{p}{2}{}]=0;
        } else {
                tmp_fr3 = fp_normalize(fp_reg_read (FR[f_]));
        if (fp_is_zero(tmp_fr3)) {
                FR[f_] = tmp_fr3;
                PR[p
        } else if (fp_is_pos_inf(tmp_fr3)) {
                FR[ff] = tmp_fr3;
                PR[p2] = 0;
        } else {
                FR[f_] = fp_ieee_recip_sqrt(tmp_fr3);
                PR[p2] = 1;
        }
    }
    fp_update_fpsr(sf, tmp_fp_env);
    }
```

```
    fp_update_psr(f_);
} else {
    PR[p2] = 0;
}
// fp_ieee_recip_sqrt()
fp_ieee_recip_sqrt(root)
{
    RECIP_SQRT_TABLE[256] = {
        0x1a5, 0x1a0, 0x19a, 0x195, 0x18f, 0x18a, 0x185, 0x180,
        0x17a, 0x175, 0x170, 0x16b, 0x166, 0x161, 0x15d, 0x158,
        0x153, 0x14e, 0x14a, 0x145, 0x140, 0x13c, 0x138, 0x133,
        0x12f, 0x12a, 0x126, 0x122, 0x11e, 0x11a, 0x115, 0x111,
        0x10d, 0x109, 0x105, 0x101, 0x0fd, 0x0fa, 0x0f6, 0x0f2,
        0x0ee, 0x0ea, 0x0e7, 0x0e3, 0x0df, 0x0dc, 0x0d8, 0x0d5,
        0x0d1, 0x0ce, 0x0ca, 0x0c7, 0x0c3, 0x0c0, 0x0bd, 0x0b9,
        0x0b6, 0x0b3, 0x0b0, 0x0ad, 0x0a9, 0x0a6, 0x0a3, 0x0a0,
        0x09d, 0x09a, 0x097, 0x094, 0x091, 0x08e, 0x08b, 0x088,
        0x085, 0x082, 0x07f, 0x07d, 0x07a, 0x077, 0x074, 0x071,
        0x06f, 0x06c, 0x069, 0x067, 0x064, 0x061, 0x05f, 0x05c,
        0x05a, 0x057, 0x054, 0x052, 0x04f, 0x04d, 0x04a, 0x048,
        0x045, 0x043, 0x041, 0x03e, 0x03c, 0x03a, 0x037, 0x035,
        0x033, 0x030, 0x02e, 0x02c, 0x029, 0x027, 0x025, 0x023,
        0x020, 0x01e, 0x01c, 0x01a, 0x018, 0x016, 0x014, 0x011,
        0x00f, 0x00d, 0x00b, 0x009, 0x007, 0x005, 0x003, 0x001,
        0x3fc, 0x3f4, 0x3ec, 0x3e5, 0x3dd, 0x3d5, 0x3ce, 0x3c7,
        0x3bf, 0x3b8, 0x3b1, 0x3aa, 0x3a3, 0x39c, 0x395, 0x38e,
        0x388, 0x381, 0x37a, 0x374, 0x36d, 0x367, 0x361, 0x35a,
        0x354, 0x34e, 0x348, 0x342, 0x33c, 0x336, 0x330, 0x32b,
        0x325, 0x31f, 0x31a, 0x314, 0x30f, 0x309, 0x304, 0x2fe,
        0x2f9, 0x2f4, 0x2ee, 0x2e9, 0x2e4, 0x2df, 0x2da, 0x2d5,
        0x2d0, 0x2cb, 0x2c6, 0x2c1, 0x2bd, 0x2b8, 0x2b3, 0x2ae,
        0x2aa, 0x2a5, 0x2a1, 0x29c, 0x298, 0x293, 0x28f, 0x28a,
        0x286, 0x282, 0x27d, 0x279, 0x275, 0x271, 0x26d, 0x268,
        0x264, 0x260, 0x25c, 0x258, 0x254, 0x250, 0x24c, 0x249,
        0x245, 0x241, 0x23d, 0x239, 0x235, 0x232, 0x22e, 0x22a,
        0x227, 0x223, 0x220, 0x21c, 0x218, 0x215, 0x211, 0x20e,
        0x20a, 0x207, 0x204, 0x200, 0x1fd, 0x1f9, 0x1f6, 0x1f3,
        0x1f0, 0xlec, 0xle9, 0x1e6, 0xle3, 0x1df, 0x1dc, 0x1d9,
        0x1d6, 0x1d3, 0x1d0, 0x1cd, 0x1ca, 0x1c7, 0x1c4, 0x1c1,
        0x1be, 0x1bb, 0x1b8, 0x1b5, 0x1b2, 0x1af, 0x1ac, 0x1aa,
    };
    tmp_index = (root.exponent{0} << 7) | root.significand{62:56};
    tmp_res.significand = (1 << 63) | (RECIP_SQRT_TABLE[tmp_index] << 53);
    tmp_res.exponent = FP_REG_EXP_HALF -
                            ((root.exponent - FP REG BIAS) >> 1);
    tmp_res.sign = FP_SIGN_POSITIVE;
    return (tmp_res);
}
```

FP Exceptions: Invalid Operation (V)
Denormal/Unnormal Operand (D)
Software Assist (SWA) fault

Interruptions: Illegal Operation fault
Disabled Floating-point Register fault

## fselect - Floating-point Select

Format: $\quad(q p)$ fselect $f_{1}=f_{3}, f_{4}, f_{2}$
Description: The significand field of $\mathrm{FR} f_{3}$ is logically AND-ed with the significand field of $\mathrm{FR} f_{2}$ and the significand field of $\operatorname{FR} f_{4}$ is logically AND-ed with the one's complement of the significand field of $\mathrm{FR} f_{2}$. The two results are logically OR-ed together. The result is placed in the significand field of $F R f_{1}$.
The exponent field of $\mathrm{FR} f_{1}$ is set to the biased exponent for $2.0^{63}$ ( $0 \times 1003 \mathrm{E}$ ). The sign bit field of $F R f_{1}$ is set to positive (0).

If any of $\mathrm{FR} f_{3}, F R f_{4}$, or $\mathrm{FR} f_{2}$ is a NaTVal, $\mathrm{FR} f_{1}$ is set to NaTVal instead of the computed result.

```
Operation: if (PR[qp]) {
        fp_check_target_register(f_);
```



```
            disabled_fp_register_fault(tmp_isrcode, 0);
        if (fp_is_natval(FR[f2]) || fp_is_natval(FR[f_ ] ) ||
                fp_is_natval(FR[f4])) {
                FR[ }\mp@subsup{f}{1}{\prime}]=\mathrm{ NATVAL;
        } else {
                FR[ff_.significand = (FR[f_ ].significand & FR[ff ].significand)
                        | (FR[ff_.significand & ~FR[f2].significand);
                FR[ff].exponent = FP_INTEGER_EXP;
                FR[ff].sign = FP_SIGN_POSITIVE;
    }
    fp_update_psr(f_);
    }
```

FP Exceptions: None
Interruptions: Illegal Operation fault
Disabled Floating-point Register fault

## fsetc - Floating-point Set Controls

$\begin{array}{lll}\text { Format: } \quad(q p) \text { fsetc.sf } \text { amask }_{7}, \text { omask }_{7} & \text { F12 }\end{array}$
Description: The status field's control bits are initialized to the value obtained by logically AND-ing the sfO.controls and amask ${ }_{7}$ immediate field and logically OR-ing the omask immediate field.

The mnemonic values for sf are given in Table 2-23 on page 3:56.
Operation: if (PR[qp]) \{ tmp_controls $\left.=(\text { AR [FPSR].sf0.controls \& amask })_{7}\right)$ omask ${ }_{7} ;$ if (is_reserved_field(FSETC, sf, tmp_controls)) reserved_register_field_fault(); fp_set_sf_controls(sf, tmp_controls);
\}

FP Exceptions: None
Interruptions: Reserved Register/Field fault

## fsub - Floating-point Subtract

Format: (qp) fsub.pc.sf $f_{1}=f_{3}, f_{2} \quad$ pseudo-op of: (qp) fms.pc.sf $f_{1}=f_{3}, f 1, f_{2}$
Description: $\quad \mathrm{FR} f_{2}$ is subtracted from $\mathrm{FR} f_{3}$ (computed to infinite precision), rounded to the precision indicated by pc (and possibly FPSR.sf.pc and FPSR.sf.wre) using the rounding mode specified by FPSR.sf.rc, and placed in FR $f_{1}$.
If either $\mathrm{FR} f_{3}$ or $\mathrm{FR} f_{2}$ is a NaTVal, $\mathrm{FR} f_{1}$ is set to NaTVal instead of the computed result.
The mnemonic values for the opcode's $p c$ are given in Table 2-22 on page 3:56. The mnemonic values for sf are given in Table 2-23 on page 3:56. For the encodings and interpretation of the status field's $p c$, wre, and rc, refer to Table 5-5 and Table 5-6 on page 1:90.

Operation: See "fms - Floating-point Multiply Subtract" on page 3:86.

## fswap - Floating-point Swap

| Format: | $(q p)$ fswap $f_{1}=f_{2}, f_{3}$ | swap_form | F9 |
| :--- | :--- | ---: | :--- |
|  | $(q p)$ fswap.nl $f_{1}=f_{2}, f_{3}$ | swap_nl_form | F9 |
|  | $(q p)$ fswap.nr $f_{1}=f_{2}, f_{3}$ | swap_nr_form | F9 |

Description: For the swap_form, the left single precision value in $\mathrm{FR} f_{2}$ is concatenated with the right single precision value in $\mathrm{FR} f_{3}$. The concatenated pair is then swapped.

For the swap_nl_form, the left single precision value in FR $f_{2}$ is concatenated with the right single precision value in FR $f_{3}$. The concatenated pair is then swapped, and the left single precision value is negated.
For the swap_nr_form, the left single precision value in $\operatorname{FR} f_{2}$ is concatenated with the right single precision value in $\mathrm{FR} f_{3}$. The concatenated pair is then swapped, and the right single precision value is negated.
For all forms, the exponent field of $\mathrm{FR} f_{1}$ is set to the biased exponent for $2.0^{63}$ ( $0 \times 1003 \mathrm{E}$ ) and the sign field of $\mathrm{FR} f_{1}$ is set to positive (0).
For all forms, if either FR $f_{2}$ or FR $f_{3}$ is a NaTVal, FR $f_{1}$ is set to NaTVal instead of the computed result.

Figure 2-18. Floating-point Swap


Figure 2-19. Floating-point Swap Negate Left


Figure 2-20. Floating-point Swap Negate Right


## Operation:

```
if (PR[qp]) {
    fp_check_target_register(f);
    if (tmp_isrcode = fp_reg_disabled(f_, f2, f f , 0))
        disabled_fp_register_fault(tmp_isrcode, 0);
    if (fp_is_natval(FR[f2]) || fp_is_natval(FR[f_\mp@code{l)) {}
        FR[ff] = NATVAL;
    } else {
        if (swap_form) {
            tmp_res_hi = FR[ff].significand{31:0};
            tmp_res_lo = FR[f_ ].significand{63:32};
        } else if (swap_nl_form) {
            tmp_res_hi = (!FR[f_].significand{31} << 31)
                        | (FR[f_ ] .significand{30:0});
            tmp_res_lo = FR[f2].significand{63:32};
        } else { // swap_nr_form
            tmp_res_hi = FR[f_ ].significand{31:0};
            tmp_res_lo = (!FR[ff_.significand{63} << 31)
                        | (FR[f_ ] .significand{62:32});
        }
        FR[f_].significand = fp_concatenate(tmp_res_hi, tmp_res_lo);
        FR[ff].exponent = FP_INTEGER_EXP;
        FR[f_].sign = FP_SIGN_POSITIVE;
    }
    fp_update_psr(f_);
}
```

FP Exceptions: None
Interruptions: Illegal Operation fault
Disabled Floating-point Register fault

## fsxt - Floating-point Sign Extend

| Format: | $(q p)$ fsxt.I $f_{1}=f_{2}, f_{3}$ | sxt_I_form | F9 |
| :--- | :--- | :--- | :--- |
|  | $(q p)$ fsxt.r $f_{1}=f_{2}, f_{3}$ | sxt_r_form | F9 |

Description: For the sxt_I_form (sxt_r_form), the sign of the left (right) single precision value in FR $f_{2}$ is extended to 32-bits and is concatenated with the left (right) single precision value in FR $f_{3}$.
For all forms, the exponent field of $F R f_{1}$ is set to the biased exponent for $2.0^{63}$ ( $0 \times 1003 \mathrm{E}$ ) and the sign field of $\operatorname{FR} f_{1}$ is set to positive (0).
For all forms, if either FR $f_{2}$ or $\operatorname{FR} f_{3}$ is a NaTVal, FR $f_{1}$ is set to NaTVal instead of the computed result.

Figure 2-21. Floating-point Sign Extend Left


Figure 2-22. Floating-point Sign Extend Right


```
Operation: if (PR[qp]) \{
    fp_check_target_register \(\left(f_{1}\right)\);
    if (tmp_isrcode \(=f p \_r e g \_d i s a b l e d\left(f_{1}, f_{2}, f_{3}, 0\right)\) )
        disabled_fp_register_fault(tmp_isrcode, 0);
    if (fp_is_natval(FR[f2]) || fp_is_natval (FR[f \(\left.\left.f_{3}\right]\right)\) ) \{
        FR \(\left[f_{1}\right]=\) NATVAL;
    \} else \{
        if (sxt_l_form) \{
            tmp_res_hi \(=\left(\operatorname{FR}\left[f_{2}\right]\right.\). significand\{63\} ? 0xFFFFFFFF : 0x00000000);
            tmp_res_lo \(=\operatorname{FR}\left[f_{3}\right]\).significand \(\{63: 32\}\);
        \} else \{ // sxt_r_form
                tmp_res_hi \(=\left(\operatorname{FR}\left[f_{2}\right] . s i g n i f i c a n d\{31\} ~ ? ~ 0 x F F F F F F F F ~: ~ 0 x 00000000\right) ;\)
                tmp_res_lo \(=\operatorname{FR}\left[f_{3}\right]\).significand \(\{31: 0\}\);
        \}
        FR[ \(\left.f_{1}\right]\).significand \(=\) fp_concatenate(tmp_res_hi, tmp_res_lo);
        FR \(\left[f_{1}\right]\).exponent \(=\) FP INTEGER EXP;
        \(\operatorname{FR}\left[f_{1}\right]\). sign \(=\) FP_SIGN_POSITIVE;
    \}
    fp_update_psr(f);
\}
```

FP Exceptions: None
Interruptions: Illegal Operation fault
Disabled Floating-point Register fault

## fwb - Flush Write Buffers

```
Format: (qp) fwb M24
Description: The processor is instructed to expedite flushing of any pending stores held in write or coalescing buffers. Since this operation is a hint, the processor may or may not take any action and actually flush any outstanding stores. The processor gives no indication when flushing of any prior stores is completed. An fwb instruction does not ensure ordering of stores, since later stores may be flushed before prior stores.
To ensure prior coalesced stores are made visible before later stores, software must issue a release operation between stores (see Table 4-15 on page 2:83 for a list of release operations).
This instruction can be used to help ensure stores held in write or coalescing buffers are not delayed for long periods or to expedite high priority stores out of the processors.
Operation: if (PR[qp]) \{
mem_flush_pending_stores(); \}
Interruptions: None
```


## fxor - Floating-point Exclusive Or

Format: $\quad(q p)$ fxor $f_{1}=f_{2}, f_{3}$
Description: The bit-wise logical exclusive-OR of the significand fields of $F R f_{2}$ and $F R f_{3}$ is computed. The resulting value is stored in the significand field of FR $f_{1}$. The exponent field of FR $f_{1}$ is set to the biased exponent for $2.0^{63}(0 \times 1003 E)$ and the sign field of $F R f_{1}$ is set to positive (0).

If either of $\mathrm{FR} f_{2}$ or $\mathrm{FR} f_{3}$ is a NaTVal, $\mathrm{FR} f_{1}$ is set to NaTVal instead of the computed result.

```
Operation: if (PR[qp]) {
    fp_check_target_register(f_);
    if (tmp_isrcode = fp_reg_disabled(f_, f2, fl, 0))
        disabled_fp_register_fault(tmp_isrcode, 0);
    if (fp_is_natval(FR[f2]) || fp_is_natval(FR[f_])) {
        FR[f] ] = NATVAL;
    } else {
        FR[ff].significand = FR[f_ ].significand ^ FR[f_ ] .significand;
        FR[f_].exponent = FP_INTEGER_EXP;
        FR[f_].sign = FP_SIGN_POSITIVE;
    }
    fp_update_psr(f_);
}
```

FP Exceptions: None
Interruptions: Illegal Operation fault
Disabled Floating-point Register fault

## getf - Get Floating-point Value or Exponent or Significand

Format: $\quad(q p)$ getf.s $r_{1}=f_{f}$
(qp) getf.d $r_{1}=f_{2}$
(qp) getf.exp $r_{1}=f_{2}$
(qp) getf.sig $r_{1}=f_{2}$

| single_form | M19 |
| ---: | ---: |
| double_form | M19 |
| exponent_form | M19 |
| significand_form | M19 |

Description: In the single and double forms, the value in $\mathrm{FR} f_{2}$ is converted into a single precision (single_form) or double precision (double_form) memory representation and placed in GR $r_{1}$, as shown in Figure 5-7 and Figure $5-8$ on page 1:95, respectively. In the single_form, the most-significant 32 bits of GR $r_{1}$ are set to 0 .
In the exponent_form, the exponent field of $F R f_{2}$ is copied to bits 16:0 of GR $r_{1}$ and the sign bit of the value in $\operatorname{FR} f_{2}$ is copied to bit 17 of GR $r_{1}$. The most-significant 46-bits of GR $r_{1}$ are set to zero.

Figure 2-23. Function of getf.exp


In the significand_form, the significand field of the value in $\operatorname{FR} f_{2}$ is copied to $G R r_{1}$
Figure 2-24. Function of getf.sig


For all forms, if $\mathrm{FR} f_{2}$ contains a NaTVal, then the NaT bit corresponding to GR $r_{1}$ is set to 1.
getf

```
Operation: if (PR[qp]) {
    check target register (r (r);
    if (tmp_isrcode = fp_reg_disabled(f2, 0, 0, 0))
            disabled_fp_register_fault(tmp_isrcode, 0);
    if (single form) {
        GR[\mp@subsup{r}{1}{}]{31:0} = fp_fr_to_mem_format(FR[f_ ], 4, 0);
        GR[r_] { 63:32} = 0;
    } else if (double_form) {
        GR[\mp@subsup{r}{1}{}] = fp_fr_to_mem_format(FR[f_ ], 8, 0);
    } else if (exponent_form) {
        GR[\mp@subsup{r}{1}{}]{63:18} = 0;
        GR[\mp@subsup{r}{1}{}]{16:0} = FR[ [ 2 ].exponent;
        GR[r_]{17} = FR[f2].sign;
    } else // significand_form
        GR[r_1] = FR[f_ ].significand;
    if (fp_is_natval(FR[f_ ]))
        GR[r_].nat = 1;
    else
        GR[r_1].nat = 0;
}
```

Interruptions: Illegal Operation fault
Disabled Floating-point Register fault

## hint - Performance Hint

| Format: | $(q p)$ hint $\mathrm{imm}_{21}$ | pseudo-op |  |
| :--- | :--- | ---: | ---: |
|  | $(q p)$ hint.i $\mathrm{imm}_{21}$ | i_unit_form | I18 |
|  | $(q p)$ hint. $\mathrm{imm}_{21}$ | b_unit_form | B9 |
|  | $(q p)$ hint.m $\operatorname{imm}_{21}$ | m_unit_form | M48 |
|  | $(q p)$ hint.f $\mathrm{imm}_{21}$ | f_unit_form | F16 |
|  | $(q p)$ hint. $\operatorname{imm}_{62}$ | x_unit_form | X5 |

Description: Provides a performance hint to the processor about the program being executed. It has no effect on architectural machine state, and operates as a nop instruction except for its performance effects.

The immediate, $\mathrm{imm}_{21}$ or $i m m_{62}$, specifies the hint. For the x _unit_form, the L slot of the bundle contains the upper 41 bits of $i m m_{62}$.

This instruction has five forms, each of which can be executed only on a particular execution unit type. The pseudo-op can be used if the unit type to execute on is unimportant.

Table 2-31. Hint Immediates

| imm $_{21}$ or imm | Mnemonic | Hint |
| :---: | :---: | :--- |
| $0 \times 0$ | @pause | Indicates to the processor that the currently executing stream is waiting, <br> spinning, or performing low priority tasks. This hint can be used by the <br> processor to allocate more resources or time to another executing stream <br> on the same processor. For the case where the currently executing stream <br> is spinning or otherwise waiting for a particular address in memory to <br> change, an advanced load to that address should be done before <br> executing a hint @pause; this hint can be used by the processor to <br> resume normal allocation of resources or time to the currently executing <br> stream at the point when some other stream stores to that address. |
| $0 \times 1$ | @priority | Indicates to the processor that the currently executing stream is performing <br> a high priority task. This hint can be used by the processor to allocate more <br> resources or time to this stream. Implementations will ensure that such <br> increased allocation is only temporary, and that repeated use of this hint <br> will not impair longer-term fairness of allocation. |
| $0 \times 02-0 \times 3 f$ |  | These values are available for future architected extensions and will <br> execute as a nop on all current processors. Use of these values may <br> cause unexpected performance issues on future processors and should <br> not be used. |
| other |  | Implementation specific. Performs an implementation-specific hint action. <br> Consult processor model-specific documentation for details. |

```
Operation: if (PR[qp]) {
    if (x_unit_form)
        hint = imm62;
    else // i_unit_form || b_unit_form || b_unit_form || f_unit_form
            hint = imm21;
    if (is_supported_hint(hint))
        execute_hint(hint);
}
```

Interruptions: None

## invala - Invalidate ALAT

Format:
(qp) invala
$(q p)$ invala.e $r_{1}$
$(q p)$ invala.e $f_{1}$
complete_form M24
gr_form, entry_form M26
fr_form, entry_form M27

Description: The selected entry or entries in the ALAT are invalidated.
In the complete_form, all ALAT entries are invalidated. In the entry_form, the ALAT is queried using the general register specifier $r_{1}$ (gr_form), or the floating-point register specifier $f_{1}$ (fr_form), and if any ALAT entry matches, it is invalidated.

Operation: if (PR[qp]) \{
if (complete_form)
alat_inval();
else \{ // entry_form
if (gr_form)
alat_inval_single_entry (GENERAL, $r_{1}$ );
else // fr_form
alat_inval_single_entry(FLOAT, $f_{1}$ );
\}
\}
Interruptions: None

## itc - Insert Translation Cache

Format: (qp) itc.i $r_{2} \quad$ instruction_form M41
$(q p)$ itc.d $r_{2}$ data_form M41
Description: An entry is inserted into the instruction or data translation cache. GR $r_{2}$ specifies the physical address portion of the translation. ITIR specifies the protection key, page size and additional information. The virtual address is specified by the IFA register and the region register is selected by IFA\{63:61\}. The processor determines which entry to replace based on an implementation-specific replacement algorithm.

The visibility of the itc instruction to externally generated purges (ptc.g, ptc.ga) must occur before subsequent memory operations. From a software perspective, this is similar to acquire semantics. Serialization is still required to observe the side-effects of a translation being present.
itc must be the last instruction in an instruction group; otherwise, its behavior (including its ordering semantics) is undefined.
The TLB is first purged of any overlapping entries as specified by Table 4-1 on page 2:52.

This instruction can only be executed at the most privileged level, and when PSR.ic and PSR.vm are both 0 .

To ensure forward progress, software must ensure that PSR.ic remains 0 until rfi-ing to the instruction that requires the translation.

```
Operation: if (PR[qp]) {
    if (!followed_by_stop())
        undefined_behavior();
    if (PSR.ic)
        illegal_operation_fault();
    if (PSR.cpl != 0)
        privileged_operation_fault(0);
    if (GR[r2].nat)
        register_nat_consumption_fault(0);
    tmp_size = CR[ITIR].ps;
    tmp_va = CR[IFA]{60:0};
    tmp_rid = RR[CR[IFA]{63:61}].rid;
    tmp_va = align_to_size_boundary(tmp_va, tmp_size);
    if (is_reserved_field(TLB_TYPE, GR[r_2], CR[ITIR]))
        reserved_register_field_fault();
    if (!impl_check_mov_ifa() &&
        unimplemented_virtual_address(CR[IFA], PSR.vm))
        unimplemented_data_address_fault (0);
    if (PSR.vm == 1)
        virtualization_fault();
    if (instruction_form) {
        tlb_must_purge_itc_entries(tmp_rid, tmp_va, tmp_size);
        tlb_may_purge_dtc_entries(tmp_rid, tmp_va, tmp_size);
        slo\overline{t}= tlb_replacement_algorithm(ITC_TYPE);
        tlb_insert_inst(slot, GR[r_2], CR[ITIR], CR[IFA], tmp_rid, TC);
    } else { // data_form
        tlb_must_purge_dtc_entries(tmp_rid, tmp_va, tmp_size);
        tlb_may_purge_itc_entries(tmp_rid, tmp_va, tmp_size);
        slot = tlb_replacement_algorithm(DTC_TYPE);
        tlb_insert_data(slot, GR[r_2], CR[ITIR], CR[IFA], tmp_rid, TC);
    }
}
```

Interruptions: Machine Check abort Illegal Operation fault Privileged Operation fault Register NaT Consumption fault

Serialization: For the instruction_form, software must issue an instruction serialization operation before a dependent instruction fetch access. For the data_form, software must issue a data serialization operation before issuing a data access or non-access reference dependent on the new translation.

## itr - Insert Translation Register

```
Format: }\quad(qp)\mathrm{ itr.i itr[ [r3] = r r
    (qp) itr.d dtr[r [ ] = r2 data_form
Description: A translation is inserted into the instruction or data translation register specified by the contents of GR \(r_{3}\). GR \(r_{2}\) specifies the physical address portion of the translation. ITIR specifies the protection key, page size and additional information. The virtual address is specified by the IFA register and the region register is selected by IFA\{63:61\}.
As described in Table 4-1, "Purge Behavior of TLB Inserts and Purges" on page 2:52, the TLB is first purged of any entries that overlap with the newly inserted translation. The translation previously contained in the TR slot specified by GR \(r_{3}\) is not necessarily purged from the processor's TLBs and may remain as a TC entry. To ensure that the previous TR translation is purged, software must use explicit ptr instructions before inserting the new TR entry.
This instruction can only be executed at the most privileged level, and when PSR.ic and PSR.vm are both 0 .
```

```
Operation: if (PR[qp]) {
```

Operation: if (PR[qp]) {
if (PSR.ic)
if (PSR.ic)
illegal_operation_fault();
illegal_operation_fault();
if (PSR.cpl != 0)
if (PSR.cpl != 0)
privileged_operation_fault(0);
privileged_operation_fault(0);
if (GR[r_].nat || GR[r_].nat)
if (GR[r_].nat || GR[r_].nat)
register_nat_consumption_fault(0);
register_nat_consumption_fault(0);
slot = GR[r3]{7:0};
slot = GR[r3]{7:0};
tmp_size = CR[ITIR].ps;
tmp_size = CR[ITIR].ps;
tmp va = CR[IFA]{60:0};
tmp va = CR[IFA]{60:0};
tmp_rid = RR[CR[IFA]{63:61}].rid;
tmp_rid = RR[CR[IFA]{63:61}].rid;
tmp_va = align_to_size_boundary(tmp_va, tmp_size);
tmp_va = align_to_size_boundary(tmp_va, tmp_size);
tmp_tr_type = instruction_form ? ITR_TYPE : DTR_TYPE;
tmp_tr_type = instruction_form ? ITR_TYPE : DTR_TYPE;
if (is_reserved_reg(tmp_tr_type, slot))
if (is_reserved_reg(tmp_tr_type, slot))
reserved_register_field_fault();
reserved_register_field_fault();
if (is_reserved_field(TLB_TYPE, GR[r2], CR[ITIR]))
if (is_reserved_field(TLB_TYPE, GR[r2], CR[ITIR]))
reserved_register_field_fault();
reserved_register_field_fault();
if (!impl_check_mov_ifa() \&\&
if (!impl_check_mov_ifa() \&\&
unimplemented_virtual_address(CR[IFA], PSR.vm))
unimplemented_virtual_address(CR[IFA], PSR.vm))
unimplemented_data_address_fault(0);
unimplemented_data_address_fault(0);
if (PSR.vm == 1)
if (PSR.vm == 1)
virtualization_fault();
virtualization_fault();
if (instruction_form) {
if (instruction_form) {
tlb_must_purge_itc_entries(tmp_rid, tmp_va, tmp_size);
tlb_must_purge_itc_entries(tmp_rid, tmp_va, tmp_size);
tlb_may_purge_dtc_entries(tmp_rid, tmp_va, tmp_size);
tlb_may_purge_dtc_entries(tmp_rid, tmp_va, tmp_size);
tlb_insert_inst(slot, GR[r2], CR[ITIR], CR[IFA], tmp_rid, TR);
tlb_insert_inst(slot, GR[r2], CR[ITIR], CR[IFA], tmp_rid, TR);
} else { // data_form
} else { // data_form
tlb must purge dtc entries(tmp_rid, tmp va, tmp_size);
tlb must purge dtc entries(tmp_rid, tmp va, tmp_size);
tlb_may_purge_itc_entries(tmp_rid, tmp_va, tmp_size);
tlb_may_purge_itc_entries(tmp_rid, tmp_va, tmp_size);
tlb_insert_data(slot, GR[r2], CR[ITIR], CR[IFA], tmp_rid, TR);
tlb_insert_data(slot, GR[r2], CR[ITIR], CR[IFA], tmp_rid, TR);
}
}
}

```
}
```

    M42
    | Interruptions: | Machine Check abort <br> Illegal Operation fault <br> Privileged Operation fault | Reserved Register/Field fault <br> Register NaT Consumption fault |
| :--- | :--- | :--- |
| Unimplemented Data Address fault |  |  |
| Serialization: |  |  | | Vor the instruction_form, software must issue an instruction serialization operation |
| :--- |
| before a dependent instruction fetch access. For the data_form, software must issue a |
| data serialization operation before issuing a data access or non-access reference |
| dependent on the new translation. |

## Id - Load

| Format: | (qp) Idsz.Idtype.Idhint $r_{1}=\left[r_{3}\right]$ |
| :--- | :--- |
|  | (qp) Ids.Idtype.Idhint $r_{1}=\left[r_{3}\right], r_{2}$ |
|  | $(q p)$ Idsz.Idtype.Idhint $r_{1}=\left[r_{3}\right]$, imm |
|  | $(q p)$ Id16.Idhint $r_{1}$, ar.csd $=\left[r_{3}\right]$ |
|  | $(q p)$ Id16.acq.Idhint $r_{1}$, ar.csd $=\left[r_{3}\right]$ |
|  | $(q p)$ Id8.fill.Idhint $r_{1}=\left[r_{3}\right]$ |
|  | (qp) Id8.fill./dhint $r_{1}=\left[r_{3}\right], r_{2}$ |
|  | (qp) Id8.fill./dhint $r_{1}=\left[r_{3}\right]$, imm |


| no_base_update_form | M2 |
| ---: | ---: |
| reg_base_update_form | M2 |
| imm_base_update_form | M3 |
| sixteen_byte_form, no_base_update_form | M2 |
| sixteen_byte_form, acquire_form, |  |
| no_base_update_form | M2 |
| fill_form, no_base_update_form | M2 |
| fill_form, reg_base_update_form | M2 |
| fill_form, imm_base_update_form | M3 |

Description: A value consisting of $s z$ bytes is read from memory starting at the address specified by the value in GR $r_{3}$. The value is then zero extended and placed in GR $r_{1}$. The values of the sz completer are given in Table 2-32. The NaT bit corresponding to GR $r_{1}$ is cleared, except as described below for speculative loads. The Idtype completer specifies special load operations, which are described in Table 2-33.

For the sixteen_byte_form, two 8-byte values are loaded as a single, 16-byte memory read. The value at the lowest address is placed in GR $r_{1}$, and the value at the highest address is placed in the Compare and Store Data application register (AR[CSD]). The only load types supported for this sixteen_byte_form are none and acq.

For the fill_form, an 8-byte value is loaded, and a bit in the UNAT application register is copied into the target register NaT bit. This instruction is used for reloading a spilled register/NaT pair. See Section 4.4.4, "Control Speculation" on page 1:60 for details.

In the base update forms, the value in GR $r_{3}$ is added to either a signed immediate value (immg) or a value from GR $r_{2}$, and the result is placed back in GR $r_{3}$. This base register update is done after the load, and does not affect the load address. In the reg_base_update_form, if the NaT bit corresponding to $\mathrm{GR} r_{2}$ is set, then the NaT bit corresponding to GR $r_{3}$ is set and no fault is raised. Base register update is not supported for the ld16 instruction.

Table 2-32. sz Completers

| $s z$ Completer | Bytes Accessed |
| :---: | :---: |
| 1 | 1 byte |
| 2 | 2 bytes |
| 4 | 4 bytes |
| 8 | 8 bytes |

Table 2-33. Load Types

| Idtype <br> Completer | Interpretation | Special Load Operation |
| :---: | :---: | :--- |
| none | Normal load |  |
| s | Speculative load | Certain exceptions may be deferred rather than generating a fault. <br> Deferral causes the target register's NaT bit to be set. The NaT bit is <br> later used to detect deferral. |
| a | Advanced load | An entry is added to the ALAT. This allows later instructions to check for <br> colliding stores. If the referenced data page has a non-speculative <br> attribute, the target register and NaT bit is cleared, and the processor <br> ensures that no ALAT entry exists for the target register. The absence of <br> an ALAT entry is later used to detect deferral or collision. |

Table 2-33. Load Types (Continued)

| Idtype Completer | Interpretation | Special Load Operation |
| :---: | :---: | :---: |
| sa | Speculative Advanced load | An entry is added to the ALAT, and certain exceptions may be deferred. Deferral causes the target register's NaT bit to be set, and the processor ensures that no ALAT entry exists for the target register. The absence of an ALAT entry is later used to detect deferral or collision. |
| c.nc | Check load - no clear | The ALAT is searched for a matching entry. If found, no load is done and the target register is unchanged. Regardless of ALAT hit or miss, base register updates are performed, if specified. An implementation may optionally cause the ALAT lookup to fail independent of whether an ALAT entry matches. If not found, a load is performed, and an entry is added to the ALAT (unless the referenced data page has a non-speculative attribute, in which case no ALAT entry is allocated). |
| c.clr | Check load - clear | The ALAT is searched for a matching entry. If found, the entry is removed, no load is done and the target register is unchanged. Regardless of ALAT hit or miss, base register updates are performed, if specified. An implementation may optionally cause the ALAT lookup to fail independent of whether an ALAT entry matches. If not found, a clear check load behaves like a normal load. |
| c.clr.acq | Ordered check load - clear | This type behaves the same as the unordered clear form, except that the ALAT lookup (and resulting load, if no ALAT entry is found) is performed with acquire semantics. |
| acq | Ordered load | An ordered load is performed with acquire semantics. |
| bias | Biased load | A hint is provided to the implementation to acquire exclusive ownership of the accessed cache line. |

For more details on ordered, biased, speculative, advanced and check loads see Section 4.4.4, "Control Speculation" on page 1:60 and Section 4.4.5, "Data Speculation" on page 1:63. For more details on ordered loads see Section 4.4.7, "Memory Access Ordering" on page 1:73. See Section 4.4.6, "Memory Hierarchy Control and Consistency" on page 1:69 for details on biased loads. Details on memory attributes are described in Section 4.4, "Memory Attributes" on page 2:75.

For the non-speculative load types, if NaT bit associated with $\mathrm{GR} r_{3}$ is 1 , a Register NaT Consumption fault is taken. For speculative and speculative advanced loads, no fault is raised, and the exception is deferred. For the base-update calculation, if the NaT bit associated with GR $r_{2}$ is 1 , the NaT bit associated with $\mathrm{GR} r_{3}$ is set to 1 and no fault is raised.

The value of the Idhint completer specifies the locality of the memory access. The values of the Idhint completer are given in Table 2-34. A prefetch hint is implied in the base update forms. The address specified by the value in GR $r_{3}$ after the base update acts as a hint to prefetch the indicated cache line. This prefetch uses the locality hints specified by Idhint. Prefetch and locality hints do not affect program functionality and may be ignored by the implementation. See Section 4.4.6, "Memory Hierarchy Control and Consistency" on page 1:69 for details.

Table 2-34. Load Hints

| Idhint Completer | Interpretation |
| :---: | :--- |
| none | Temporal locality, level 1 |

Table 2-34. Load Hints (Continued)

| Idhint Completer | Interpretation |
| :---: | :--- |
| nt1 | No temporal locality, level 1 |
| nta | No temporal locality, all levels |

In the no_base_update form, the value in GR $r_{3}$ is not modified and no prefetch hint is implied.

For the base update forms, specifying the same register address in $r_{1}$ and $r_{3}$ will cause an Illegal Operation fault.
Hardware support for ld16 instructions that reference a page that is neither a cacheable page with write-back policy nor a NaTPage is optional. On processor models that do not support such ld16 accesses, an Unsupported Data Reference fault is raised when an unsupported reference is attempted.

For the sixteen_byte_form, Illegal Operation fault is raised on processor models that do not support the instruction. CPUID register 4 indicates the presence of the feature on the processor model. See Section 3.1.11, "Processor Identification Registers" on page 1:34 for details.

```
Operation: if (PR[qp]) \{
    size \(=\) fill_form ? 8 : (sixteen_byte_form ? 16 : sz);
    speculative = (ldtype == 's' || ldtype == 'sa');
    advanced = (ldtype == 'a' || ldtype == 'sa');
    check_clear = (ldtype == 'c.clr' || ldtype == 'c.clr.acq');
    check_no_clear = (ldtype == 'c.nc');
    check = check_clear || check_no_clear;
    acquire = (acquire_form || ldtype == 'acq’ || ldtype == `c.clr.acq');
    otype = acquire ? ACQUIRE : UNORDERED;
    bias = (ldtype == 'bias') ? BIAS : 0 ;
    translate_address = 1;
    read_memory = 1;
    itype = READ;
    if (speculative) itype |= SPEC ;
    if (advanced) itype |= ADVANCE ;
    if (size == 16) itype |= UNCACHE OPT ;
    if (sixteen_byte_form \&\& !instruction_implemented(LD16))
        illegal_operation_fault();
    if ((reg_base_update_form || imm_base_update_form) \&\& ( \(\left.r_{1}==r_{3}\right)\) )
        illegal_operation_fault();
    check_target_register ( \(r_{1}\) );
    if (reg_base_update_form || imm_base_update_form)
        check_target_register ( \(r_{3}\) );
    if (reg_base_update_form) \{
        tmp_r2 = GR \(\left[r_{2}\right]\);
        tmp_r2nat \(=\operatorname{GR}\left[r_{2}\right]\). nat;
    \}
    if (!speculative \&\& GR[ \(\left.\left.r_{3}\right] . n a t\right) \quad / /\) fault on NaT address
        register_nat_consumption_fault(itype);
    defer \(=\) speculative \(\& \&\) (GR[ \(\left.r_{3}\right]\). nat || PSR.ed);// defer exception if spec
    if (check \&\& alat_cmp (GENERAL, \(r_{1}\) )) \{
        translate_address = alat_translate_address_on_hit(ldtype, GENERAL,
\(r_{1}\);
    read_memory \(=\) alat_read_memory_on_hit(ldtype, GENERAL, \(r_{1}\) );
    \}
    if (!translate_address) \{
        if (check_clear || advanced) // remove any old alat entry
            alat_inval_single_entry (GENERAL, \(r_{1}\) ) ;
    \} else \{
        if (!defer) \{
            paddr = tlb_translate (GR[ \(r_{3}\) ], size, itype, PSR.cpl, \&mattr,
                \&defer);
            spontaneous_deferral(paddr, size, UM.be, mattr, otype,
                bias | ldhint, \&defer);
            if (!defer \&\& read_memory) \{
                if (size == 16) \(\{\)
                mem_read_pair(\&val, \&val_ar, paddr, size, UM.be, mattr,
                                    otype, ldhint);
            \}
            else \{
```

```
                val = mem_read(paddr, size, UM.be, mattr, otype,
                        bias | ldhint);
            }
        }
    }
    if (check clear || advanced) // remove any old ALAT entry
        alat_inval_single_entry(GENERAL, rrl);
    if (defer) {
        if (speculative) {
            GR[r_1] = natd_gr_read(paddr, size, UM.be, mattr, otype,
                bias | ldhint);
            GR[r_1].nat = 1;
        } else {
            GR[r_1] = 0; // ld.a to sequential memory
            GR[r_].nat = 0;
        }
    } else { // execute load normally
        if (fill_form) { // fill NaT on ld8.fill
            bit_pos = GR[r_] {8:3};
            GR[r_] = val;
            GR[ rr1].nat = AR[UNAT]{bit_pos};
        } else { // clear NaT on other types
            if (size == 16) {
                GR[r_] = val;
                AR[CSD] = val_ar;
            }
            else {
                GR[\mp@subsup{r}{1}{}] = zero_ext(val, size * 8);
            }
            GR[r_1].nat = 0;
        }
        if ((check_no_clear || advanced) && ma_is_speculative(mattr))
                        // add entry to ALAT
            alat_write(ldtype, GENERAL, r_, paddr, size);
        }
    }
    if (imm_base_update_form) { // update base register
        GR[r_3] = GR[r_ ] + sign_ext(imm9, 9);
        GR[r}\mp@subsup{r}{3}{}].nat = GR[ r m ].nat;
    } else if (reg_base_update_form) {
        GR[rr3] = GR[rr3] + tmp_r2;
        GR[r}\mp@subsup{r}{3}{}].nat = GR[r_3].nat || tmp_r2nat
    }
    if ((reg_base_update_form || imm_base_update_form) && !GR[r_].nat)
    mem_implicit_prefetch(GR[r_3], ldhint | bias, itype);
}
```

Interruptions: Illegal Operation fault Register NaT Consumption fault Unimplemented Data Address fault Data Nested TLB fault Alternate Data TLB fault VHPT Data fault Data TLB fault
Data Page Not Present fault

Data NaT Page Consumption fault Data Key Miss fault Data Key Permission fault Data Access Rights fault Data Access Bit fault Data Debug fault Unaligned Data Reference fault Unsupported Data Reference fault

## Idf - Floating-point Load

Format: (qp) Idffsz.fldtype.Idhint $f_{1}=\left[r_{3}\right]$
(qp) Idffsz.fldtype.Idhint $f_{1}=\left[r_{3}\right], r_{2}$
(qp) Idffsz.fldtype.Idhint $f_{1}=\left[r_{3}\right]$, imm ${ }_{9}$
(qp) Idf8.fldtype.Idhint $f_{1}=\left[r_{3}\right]$
(qp) Idf8.fldtype.Idhint $f_{1}=\left[r_{3}\right], r_{2}$
(qp) Idf8.fldtype.Idhint $f_{1}=\left[r_{3}\right]$, imm $_{9}$
(qp) Idf.fill./dhint $f_{1}=\left[r_{3}\right]$
(qp) Idf.fill.Idhint $f_{1}=\left[r_{3}\right], r_{2}$
(qp) Idf.fill.Idhint $f_{1}=\left[r_{3}\right]$, imm 9

| no_base_update_form | M9 |
| ---: | ---: |
| reg_base_update_form | M7 |
| imm_base_update_form | M8 |
| integer_form, no_base_update_form | M9 |
| integer_form, reg_base_update_form | M7 |
| integer_form, imm_base_update_form | M8 |
| fill_form, no_base_update_form | M9 |
| fill_form, reg_base_update_form | M7 |
| fill_form, imm_base_update_form | M8 |

reg_base_update_form M7
imm_base_update_form M8
M9
M7
M8
M9
M7
M8

Description: A value consisting of fsz bytes is read from memory starting at the address specified by the value in $\mathrm{GR} r_{3}$. The value is then converted into the floating-point register format and placed in FR $f_{1}$. See Section 5.1, "Data Types and Formats" on page 1:85 for details on conversion to floating-point register format. The values of the $f s z$ completer are given in Table 2-35. The fldtype completer specifies special load operations, which are described in Table 2-36.

For the integer_form, an 8-byte value is loaded and placed in the significand field of FR $f_{1}$ without conversion. The exponent field of $F R f_{1}$ is set to the biased exponent for $2.0^{63}$ ( $0 \times 1003 \mathrm{E}$ ) and the sign field of $\mathrm{FR} f_{1}$ is set to positive (0).

For the fill_form, a 16-byte value is loaded, and the appropriate fields are placed in FR $f_{1}$ without conversion. This instruction is used for reloading a spilled register. See Section 4.4.4, "Control Speculation" on page 1:60 for details.
In the base update forms, the value in GR $r_{3}$ is added to either a signed immediate value (immg) or a value from GR $r_{2}$, and the result is placed back in GR $r_{3}$. This base register update is done after the load, and does not affect the load address. In the reg_base_update_form, if the NaT bit corresponding to $\mathrm{GR} r_{2}$ is set, then the NaT bit corresponding to GR $r_{3}$ is set and no fault is raised.

Table 2-35. fsz Completers

| fsz Completer | Bytes Accessed | Memory Format |
| :---: | :---: | :---: |
| s | 4 bytes | Single precision |
| d | 8 bytes | Double precision |
| e | 10 bytes | Extended precision |

Table 2-36. FP Load Types

| fldtype <br> Completer | Interpretation | Special Load Operation |
| :---: | :---: | :--- |
| none | Normal load | Speculative load |
| s | Certain exceptions may be deferred rather than generating a fault. <br> Deferral causes NaTVal to be placed in the target register. The NaTVal <br> value is later used to detect deferral. |  |
| a | Advanced load | An entry is added to the ALAT. This allows later instructions to check for <br> colliding stores. If the referenced data page has a non-speculative <br> attribute, no ALAT entry is added to the ALAT and the target register is <br> set as follows: for the integer_form, the exponent is set to 0x1003E and <br> the sign and significand are set to zero; for all other forms, the sign, <br> exponent and significand are set to zero. The absence of an ALAT entry <br> is later used to detect deferral or collision. |

Table 2-36. FP Load Types (Continued)

| fldtype <br> Completer | Interpretation | Special Load Operation |
| :---: | :---: | :--- |
| sa | Speculative <br> Advanced load | An entry is added to the ALAT, and certain exceptions may be deferred. <br> Deferral causes NaTVal to be placed in the target register, and the <br> processor ensures that no ALAT entry exists for the target register. The <br> absence of an ALAT entry is later used to detect deferral or collision. |
| c.nc | Check load - <br> no clear | The ALAT is searched for a matching entry. If found, no load is done <br> and the target register is unchanged. Regardless of ALAT hit or miss, <br> base register updates are performed, if specified. An implementation <br> may optionally cause the ALAT lookup to fail independent of whether an <br> ALAT entry matches. If not found, a load is performed, and an entry is <br> added to the ALAT (unless the referenced data page has a <br> non-speculative attribute, in which case no ALAT entry is allocated). |
| c.clr | Check load - clear | The ALAT is searched for a matching entry. If found, the entry is <br> removed, no load is done and the target register is unchanged. <br> Regardless of ALAT hit or miss, base register updates are performed, if <br> specified. An implementation may optionally cause the ALAT lookup to <br> fail independent of whether an ALAT entry matches. If not found, a clear <br> check load behaves like a normal load. |

For more details on speculative, advanced and check loads see Section 4.4.4, "Control Speculation" on page 1:60 and Section 4.4.5, "Data Speculation" on page 1:63. Details on memory attributes are described in Section 4.4, "Memory Attributes" on page 2:75.

For the non-speculative load types, if NaT bit associated with $\mathrm{GR} r_{3}$ is 1 , a Register NaT Consumption fault is taken. For speculative and speculative advanced loads, no fault is raised, and the exception is deferred. For the base-update calculation, if the NaT bit associated with GR $r_{2}$ is 1 , the NaT bit associated with $\mathrm{GR} r_{3}$ is set to 1 and no fault is raised.

The value of the Idhint modifier specifies the locality of the memory access. The mnemonic values of Idhint are given in Table 2-34 on page 3:152. A prefetch hint is implied in the base update forms. The address specified by the value in GR $r_{3}$ after the base update acts as a hint to prefetch the indicated cache line. This prefetch uses the locality hints specified by Idhint. Prefetch and locality hints do not affect program functionality and may be ignored by the implementation. See Section 4.4.6, "Memory Hierarchy Control and Consistency" on page 1:69 for details.
In the no_base_update form, the value in GR $r_{3}$ is not modified and no prefetch hint is implied.

The PSR.mfl and PSR.mfh bits are updated to reflect the modification of FR $f_{1}$.
Hardware support for ldfe (10-byte) instructions that reference a page that is neither a cacheable page with write-back policy nor a NaTPage is optional. On processor models that do not support such ldfe accesses, an Unsupported Data Reference fault is raised when an unsupported reference is attempted. The fault is delivered only on the normal, advanced, and check load flavors. Control-speculative flavors of ldfe always defer the Unsupported Data Reference fault.

```
Operation: if (PR[qp]) {
    size = (fill_form ? 16 : (integer_form ? 8 : fSz));
    speculative = (fldtype == 's' || fldtype == 'sa');
    advanced = (fldtype == 'a' || fldtype == 'sa');
    check_clear = (fldtype == 'c.clr' );
    check_no clear = (fldtype == 'c.nc');
    check = check_clear || check_no_clear;
    translate_address = 1;
    read_memory = 1;
    itype = READ;
    if (speculative) itype |= SPEC;
    if (advanced) itype |= ADVANCE;
    if (size == 10) itype |= UNCACHE_OPT;
    if (reg_base_update_form || imm_base_update_form)
    check_target_register(r3);
    fp_check target register ( f f );
    if (tmp_isrcode = fp_reg_disabled(f_, 0, 0, 0))
    disabled_fp_register_fault(tmp_isrcode, itype);
    if (!speculative && GR[r_3].nat) // fault on NaT address
    register_nat_consumption_fault(itype);
    defer = speculative && (GR[r_3].nat || PSR.ed);// defer exception if spec
    if (check && alat_cmp(FLOAT, ffl)) {
        translate_address = alat_translate_address_on_hit(fldtype, FLOAT, f_);
        read_memory = alat_read_memory_on_hit(fldtype, FLOAT, f_ );
    }
    if (!translate_address) {
    if (check_clear || advanced) // remove any old ALAT entry
            alat_inval_single_entry(FLOAT, f_);
    } else {
        if (!defer) {
            paddr = tlb_translate(GR[r_3], size, itype, PSR.cpl, &mattr,
                &defer);
            spontaneous_deferral(paddr, size, UM.be, mattr, UNORDERED,
                ldhint, &defer);
            if (!defer && read_memory)
                val = mem_read(paddr, size, UM.be, mattr, UNORDERED, ldhint);
    }
    if (check_clear | | advanced) // remove any old ALAT entry
        alat_inval_single_entry(FLOAT, f_);
    if (speculative && defer) {
        FR[ff] = NATVAL;
    } else if (advanced && !speculative && defer) {
            FR[ffl] = (integer_form ? FP_INT_ZERO : FP_ZERO);
    } else { // execute load normally
            FR[ff] = fp_mem_to_fr_format(val, size, integer_form);
            if ((check_no_clear || advanced) && ma_is_speculative(mattr))
                                    // add entry to ALAT
                alat_write(fldtype, FLOAT, f1, paddr, size);
    }
```

```
    }
    if (imm_base_update_form) { // update base register
        GR[r_ ] = GR[r_ ] + sign_ext(imm9, 9);
        GR[r_3].nat = GR[r_].nat;
    } else if (reg_base update form) {
        GR[r_3] = GR[r_ ] + GR[r2];
        GR[r_3].nat = GR[r_ ].nat || GR[r r ].nat;
    }
    if ((reg_base_update_form || imm_base_update_form) && !GR[r_].nat)
        mem_implicit_prefetch(GR[r_3], ldhint, itype);
    fp_update_psr(f_);
}
```

Interruptions: Illegal Operation fault Disabled Floating-point Register fault Register NaT Consumption fault Unimplemented Data Address fault Data Nested TLB fault Alternate Data TLB fault VHPT Data fault
Data TLB fault Data Page Not Present fault

Data NaT Page Consumption fault Data Key Miss fault Data Key Permission fault Data Access Rights fault Data Access Bit fault Data Debug fault Unaligned Data Reference fault Unsupported Data Reference fault

## Idfp - Floating-point Load Pair

Format: $\quad(q p)$ Idfps.fldtype.Idhint $f_{1}, f_{2}=\left[r_{3}\right]$
(qp) Idfps.fldtype.Idhint $f_{1}, f_{2}=\left[r_{3}\right], 8$
(qp) Idfpd.fldtype.Idhint $f_{1}, f_{2}=\left[r_{3}\right]$
(qp) Idfpd.fldtype.Idhint $f_{1}, f_{2}=\left[r_{3}\right], 16$
(qp) Idfp8.fldtype.Idhint $f_{1}, f_{2}=\left[r_{3}\right]$
(qp) Idfp8.fldtype.Idhint $f_{1}, f_{2}=\left[r_{3}\right], 16$
single_form, no_base_update_form M11 single_form, base_update_form M12
double_form, no_base_update_form M11 double_form, base_update_form M12
integer_form, no_base_update_form M11 integer_form, base_update_form M12

Description: Eight (single_form) or sixteen (double_form/integer_form) bytes are read from memory starting at the address specified by the value in GR $r_{3}$. The value read is treated as a contiguous pair of floating-point numbers for the single_form/double_form and as integer/Parallel FP data for the integer_form. Each number is converted into the floating-point register format. The value at the lowest address is placed in FR $f_{1}$, and the value at the highest address is placed in FR $f_{2}$. See Section 5.1, "Data Types and Formats" on page 1:85 for details on conversion to floating-point register format. The fldtype completer specifies special load operations, which are described in Table 2-36 on page 3:157.
For more details on speculative, advanced and check loads see Section 4.4.4, "Control Speculation" on page 1:60 and Section 4.4.5, "Data Speculation" on page 1:63.
For the non-speculative load types, if NaT bit associated with $\mathrm{GR} r_{3}$ is 1 , a Register NaT Consumption fault is taken. For speculative and speculative advanced loads, no fault is raised, and the exception is deferred.

In the base_update_form, the value in $\mathrm{GR} r_{3}$ is added to an implied immediate value (equal to double the data size) and the result is placed back in GR $r_{3}$. This base register update is done after the load, and does not affect the load address.
The value of the Idhint modifier specifies the locality of the memory access. The mnemonic values of Idhint are given in Table 2-34 on page 3:152. A prefetch hint is implied in the base update form. The address specified by the value in GR $r_{3}$ after the base update acts as a hint to prefetch the indicated cache line. This prefetch uses the locality hints specified by Idhint. Prefetch and locality hints do not affect program functionality and may be ignored by the implementation. See Section 4.4.6, "Memory Hierarchy Control and Consistency" on page 1:69 for details.
In the no_base_update form, the value in GR $r_{3}$ is not modified and no prefetch hint is implied.
The PSR.mfl and PSR.mfh bits are updated to reflect the modification of $\operatorname{FR} f_{1}$ and $\operatorname{FR} f_{2}$.
There is a restriction on the choice of target registers. Register specifiers $f_{1}$ and $f_{2}$ must specify one odd-numbered physical FR and one even-numbered physical FR. Specifying two odd or two even registers will cause an Illegal Operation fault to be raised. The restriction is on physical register numbers after register rotation. This means that if $f_{1}$ and $f_{2}$ both specify static registers or both specify rotating registers, then $f_{1}$ and $f_{2}$ must be odd/even or even/odd. If $f_{1}$ and $f_{2}$ specify one static and one rotating register, the restriction depends on CFM.rrb.fr. If CFM.rrb.fr is even, the restriction is the same; $f_{1}$ and $f_{2}$ must be odd/even or even/odd. If CFM.rrb.fr is odd, then $f_{1}$ and $f_{2}$ must be even/even or odd/odd. Specifying one static and one rotating register should only be done when CFM.rrb.fr will have a predictable value (such as 0 ).

```
Operation: if (PR[qp]) \{
    size = single form ? 8 : 16;
    speculative = (fldtype == 's' || fldtype == 'sa');
    advanced = (fldtype == 'a' || fldtype == 'sa');
    check_clear = (fldtype == 'c.clr');
    check_no_clear = (fldtype == 'c.nc');
    check = check_clear || check_no_clear;
    translate_address = 1;
    read_memory = 1;
    itype = READ;
    if (speculative) itype |= SPEC;
    if (advanced) itype |= ADVANCE;
    if (fp_reg_bank_conflict(f1, f2))
        illegal_operation_fault();
if (base_update_form)
        check_target_register ( \(r_{3}\) ) ;
fp_check_target_register (f \(f_{1}\) );
fp_check_target_register \(\left(f_{2}\right)\);
if (tmp_isrcode = fp_reg_disabled ( \(f_{1}, f_{2}, 0,0\) ) )
    disabled_fp_register_fault(tmp_isrcode, itype);
if (!speculative \&\& GR[ \(\left.r_{3}\right]\). nat) // fault on NaT address
    register_nat_consumption_fault(itype);
```



```
if (check \&\& alat_cmp (FLOAT, \(f_{1}\) )) \{
    translate_address = alat_translate_address_on_hit(fldtype, FLOAT, \(f_{1}\) );
    read_memory = alat_read_memory_on_hit(fldtype, FLOAT, \(f_{1}\) );
\}
if (!translate_address) \{
    if (check_clear || advanced) // remove any old ALAT entry
            alat_inval_single_entry(FLOAT, \(f_{1}\) );
\} else \{
    if (!defer) \{
            paddr = tlb_translate (GR[ \(\left.r_{3}\right]\), size, itype, PSR.cpl, \&mattr,
                                    \&defer);
            spontaneous_deferral(paddr, size, UM.be, mattr, UNORDERED,
                                    ldhint, \&defer);
            if (!defer \&\& read_memory)
                mem_read_pair(\&f1_val, \&f2_val, paddr, size, UM.be,
                    mattr, UNORDERED, ldhint);
        \}
        if (check_clear || advanced) // remove any old ALAT entry
            alat_inval_single_entry(FLOAT, \(f_{1}\) );
        if (speculative \&\& defer) \{
            \(\operatorname{FR}\left[f_{1}\right]=\) NATVAL;
            FR \(\left[f_{2}\right]=\) NATVAL;
        \} else if (advanced \&\& !speculative \&\& defer) \{
            \(\operatorname{FR}\left[f_{1}\right]=\) (integer_form ? FP_INT_ZERO : FP_ZERO);
```

```
                FR[f_ ] = (integer_form ? FP_INT_ZERO : FP_ZERO);
            } else { - - - // execute load normally
            FR[ff] = fp_mem_to_fr_format(f1_val, size/2, integer_form);
            FR[f_ ] = fp_mem_to_fr_format(f2_val, size/2, integer_form);
            if ((check_no_clear || advanced) && ma_is_speculative(mattr))
                                    // add entry to ALAT
                        alat_write(fldtype, FLOAT, f_, paddr, size);
            }
    }
    if (base_update_form) { // update base register
            GR[rr3] = GR[r质] + size;
            GR[r
            if (!GR[r m].nat)
            mem_implicit_prefetch(GR[r_3], ldhint, itype);
    }
    fp_update_psr(f_ );
    fp_update_psr(f_);
}
Disabled Floating-point Register fault Register NaT Consumption fault Unimplemented Data Address fault Data Nested TLB fault
Alternate Data TLB fault
VHPT Data fault
Data TLB fault
```

Data Page Not Present fault Data NaT Page Consumption fault Data Key Miss fault
Data Key Permission fault
Data Access Rights fault
Data Access Bit fault
Data Debug fault
Unaligned Data Reference fault

Interruptions: Illegal Operation fault

## Ifetch - Line Prefetch

| Format: | $(q p)$ Ifetch.Iftype.Ifhint $\left[r_{3}\right]$ | no_base_update_form | M18 |
| :--- | :--- | ---: | :--- |
|  | $(q p)$ Ifetch.Ifype.Ifhint $\left[r_{3}\right], r_{2}$ | reg_base_update_form | M20 |
|  | $(q p)$ Ifetch.Ifype.Ifhint $\left[r_{3}\right]$, imm | imm_base_update_form | M22 |
|  | $(q p)$ Ifetch.Ifype.excl.Ifhint $\left[r_{3}\right]$ | no_base_update_form, exclusive_form | M18 |
|  | $(q p)$ Ifetch.Iftype.excl.Ifhint $\left[r_{3}\right], r_{2}$ | reg_base_update_form, exclusive_form | M20 |
|  | $(q p)$ Ifetch.Ifype.excl.Ifhint $\left[r_{3}\right], i m m_{9}$ | imm_base_update_form, exclusive_form | M22 |

Description: The line containing the address specified by the value in GR $r_{3}$ is moved to the highest level of the data memory hierarchy. The value of the Ifhint modifier specifies the locality of the memory access; see Section 4.4, "Memory Access Instructions" on page 1:57 for details. The mnemonic values of Ifhint are given in Table 2-38.

The behavior of the memory read is also determined by the memory attribute associated with the accessed page. See Chapter 4, "Addressing and Protection" in Volume 2. Line size is implementation dependent but must be a power of two greater than or equal to 32 bytes. In the exclusive form, the cache line is allowed to be marked in an exclusive state. This qualifier is used when the program expects soon to modify a location in that line. If the memory attribute for the page containing the line is not cacheable, then no reference is made.

The completer, Iftype, specifies whether or not the instruction raises faults normally associated with a regular load. Table 2-37 defines these two options.

Table 2-37. Iftype Mnemonic Values

| Iftype Mnemonic |  |
| :---: | :--- |
| none | No faults are raised |
| fault | Raise faults |

In the base update forms, after being used to address memory, the value in GR $r_{3}$ is incremented by either the sign-extended value in $i m m_{9}$ (in the imm_base_update_form) or the value in GR $r_{2}$ (in the reg_base_update_form). In the reg_base_update_form, if the NaT bit corresponding to $\mathrm{GR} r_{2}$ is set, then the NaT bit corresponding to $\mathrm{GR} r_{3}$ is set - no fault is raised.

In the reg_base_update_form and the imm_base_update_form, if the NaT bit corresponding to GR $r_{3}$ is clear, then the address specified by the value in GR $r_{3}$ after the post-increment acts as a hint to implicitly prefetch the indicated cache line. This implicit prefetch uses the locality hints specified by Ifhint. The implicit prefetch does not affect program functionality, does not raise any faults, and may be ignored by the implementation.

In the no_base_update_form, the value in $\mathrm{GR} r_{3}$ is not modified and no implicit prefetch hint is implied.

If the NaT bit corresponding to GR $r_{3}$ is set then the state of memory is not affected. In the reg_base_update_form and imm_base_update_form, the post increment of GR $r_{3}$ is performed and prefetch is hinted as described above.
lfetch instructions, like hardware prefetches, are not orderable operations, i.e., they have no order with respect to prior or subsequent memory operations.

Table 2-38. Ifhint Mnemonic Values

| Ifhint Mnemonic |  |
| :---: | :--- |
| none | Temporal locality, level 1 |
| nt1 | No temporal locality, level 1 |
| nt2 | No temporal locality, level 2 |
| nta | No temporal locality, all levels |

A faulting lfetch to an unimplemented address results in an Unimplemented Data Address fault. A non-faulting lfetch to an unimplemented address does not take the fault and will not issue a prefetch request, but, if specified, will perform a register post-increment.

Both the non-faulting and the faulting forms of lfetch can be used speculatively. The purpose of raising faults on the faulting form is to allow the operating system to resolve problems with the address to the extent that it can do so relatively quickly. If problems with the address cannot be resolved quickly, the OS simply returns to the program, and forces the data prefetch to be skipped over.
Specifically, if a faulting lfetch takes any of the listed faults (other than Illegal Operation fault), the operating system must handle this fault to the extent that it can do so relatively quickly and invisibly to the interrupted program. If the fault cannot be handled quickly or cannot be handled invisibly (e.g., if handling the fault would involve terminating the program), the OS must return to the interrupted program, skipping over the data prefetch. This can easily be done by setting the IPSR.ed bit to 1 before executing an rfi to go back to the process, which will allow the lfetch.fault to perform its base register post-increment (if specified), but will suppress any prefetch request and hence any prefetch-related fault. Note that the OS can easily identify that a faulting lfetch was the cause of the fault by observing that ISR.na is 1 , and ISR.code\{3:0\} is 4. The one exception to this is the Illegal Operation fault, which can be caused by an lfetch. fault if base register post-increment is specified, and the base register is outside of the current stack frame, or is GRO. Since this one fault is not related to the prefetch aspect of lfetch.fault, but rather to the base update portion, Illegal Operation faults on lfetch. fault should be handled the same as for any other instruction.

```
Operation: if (PR[qp]) {
    itype = READ|NON ACCESS;
    itype |= (lftype == 'fault') ? LFETCH_FAULT : LFETCH;
    if (reg_base_update_form || imm_base_update_form)
        check_target_register(r}\mp@subsup{r}{3}{})\mathrm{ ;
    if (lftype == 'fault') { // faulting form
        if (GR[r_3].nat && !PSR.ed) // fault on NaT address
            register_nat_consumption_fault(itype);
    }
    excl_hint = (exclusive_form) ? EXCLUSIVE : 0;
    if (!GR[r r ].nat && !PSR.ed) {// faulting form already faulted if re is nat
        paddr = tlb_translate(GR[r_], 1, itype, PSR.cpl, &mattr, &defer);
        if (!defer)
            mem promote(paddr, mattr, lfhint | excl hint);
    }
    if (imm_base_update_form) {
        GR[rr3] = GR[ rr3] + sign_ext(imm9, 9);
        GR[r_3].nat = GR[r_3].nat;
    } else if (reg_base_update_form) {
        GR[rr3] = GR[r质] + GR[r2];
        GR[r_3].nat = GR[r_2].nat || GR[ra].nat;
    }
    if ((reg_base_update_form || imm_base_update_form) && !GR[r_].nat)
        mem_implicit_prefetch(GR[r_], lfhint | excl_hint, itype);
}
```

Interruptions: Illegal Operation fault Register NaT Consumption fault Unimplemented Data Address fault Data Nested TLB fault Alternate Data TLB fault VHPT Data fault Data TLB fault

Data Page Not Present fault Data NaT Page Consumption fault Data Key Miss fault Data Key Permission fault Data Access Rights fault Data Access Bit fault Data Debug fault

## loadrs - Load Register Stack

$\left.\begin{array}{ll}\text { Format: } & \text { loadrs } \\ \text { Description: } & \text { This instruction ensures that a specified number of bytes (registers values and/or NaT } \\ \text { collections) below the current BSP have been loaded from the backing store into the } \\ \text { stacked general registers. The loaded registers are placed into the dirty partition of the } \\ \text { register stack. All other stacked general registers are marked as invalid, without being }\end{array}\right]$ saved to the backing store.

## mf - Memory Fence

Format: (qp) mf ordering_form M24
(qp) mf.a acceptance_form M24
Description: This instruction forces ordering between prior and subsequent memory accesses. The ordering_form ensures all prior data memory accesses are made visible prior to any subsequent data memory accesses being made visible. It does not ensure prior data memory references have been accepted by the external platform, nor that prior data memory references are visible.

The acceptance_form prevents any subsequent data memory accesses by the processor from initiating transactions to the external platform until:

- all prior loads to sequential pages have returned data, and
- all prior stores to sequential pages have been accepted by the external platform.

The definition of "acceptance" is platform dependent. The acceptance_form is typically used to ensure the processor has "waited" until a memory-mapped I/O transaction has been "accepted" before initiating additional external transactions. The acceptance_form does not ensure ordering, or acceptance to memory areas other than sequential pages.

```
Operation: if (PR[qp]){
    if (acceptance form)
        acceptance_fence();
    else // ordering_form
        ordering_fence();
    }
```

Interruptions: None

## mix - Mix

Format: $\quad(q p) \operatorname{mix} 1.1 r_{1}=r_{2}, r_{3}$
(qp) mix2.I $r_{1}=r_{2}, r_{3}$
(qp) mix4.I $r_{1}=r_{2}, r_{3}$
(qp) mix1.r $r_{1}=r_{2}, r_{3}$
(qp) mix2.r $r_{1}=r_{2}, r_{3}$
(qp) mix4.r $r_{1}=r_{2}, r_{3}$

| one_byte_form, left_form | 12 |
| :---: | ---: |
| two_byte_form, left_form | 12 |
| four_byte_form, left_form | 12 |
| one_byte_form, right_form | 12 |
| two_byte_form, right_form | 12 |
| four_byte_form, right_form | 12 |

Description: The data elements of GR $r_{2}$ and $r_{3}$ are mixed as shown in Figure 2-25, and the result placed in GR $r_{1}$. The data elements in the source registers are grouped in pairs, and one element from each pair is selected for the result. In the left_form, the result is formed from the leftmost elements from each of the pairs. In the right_form, the result is formed from the rightmost elements. Elements are selected alternately from the two source registers.

Figure 2-25. Mix Examples


```
Operation: if (PR[qp]) \{
    check_target_register \(\left(r_{1}\right)\);
    if (one_byte_form) \{ // one-byte elements
        \(\mathrm{x}[0]=\operatorname{GR}\left[r_{2}\right]\{7: 0\} ; \quad \mathrm{y}[0]=\operatorname{GR}\left[r_{3}\right]\{7: 0\}\);
        \(\mathrm{x}[1]=\operatorname{GR}\left[r_{2}\right]\{15: 8\} ; \quad \mathrm{y}[1]=\operatorname{GR}\left[r_{3}\right]\{15: 8\}\);
        \(\mathrm{x}[2]=\operatorname{GR}\left[r_{2}\right]\{23: 16\} ; \quad \mathrm{y}[2]=\operatorname{GR}\left[r_{3}\right]\{23: 16\} ;\)
        \(\mathrm{x}[3]=\operatorname{GR}\left[r_{2}\right]\{31: 24\} ; \quad \mathrm{y}[3]=\operatorname{GR}\left[r_{3}\right]\{31: 24\} ;\)
        \(\mathrm{x}[4]=\operatorname{GR}\left[r_{2}\right]\{39: 32\} ; \quad \mathrm{y}[4]=\operatorname{GR}\left[r_{3}\right]\{39: 32\} ;\)
        \(\mathrm{x}[5]=\operatorname{GR}\left[r_{2}\right]\{47: 40\} ; \quad \mathrm{y}[5]=\operatorname{GR}\left[r_{3}\right]\{47: 40\} ;\)
        \(\mathrm{x}[6]=\operatorname{GR}\left[r_{2}\right]\{55: 48\} ; \quad \mathrm{y}[6]=\operatorname{GR}\left[r_{3}\right]\{55: 48\} ;\)
        \(x[7]=\operatorname{GR}\left[r_{2}\right]\{63: 56\} ; \quad y[7]=\operatorname{GR}\left[r_{3}\right]\{63: 56\} ;\)
        if (left form)
                \(\operatorname{GR}\left[r_{1}\right]=\) concatenate8 \((x[7], y[7], \mathrm{x}[5], \mathrm{y}[5]\),
                \(x[3], y[3], x[1], y[1])\);
        else // right_form
                \(\operatorname{GR}\left[r_{1}\right]=\) concatenate8 \((x[6], y[6], \mathrm{x}[4], \mathrm{y}[4]\),
                        \(\mathrm{x}[2], \mathrm{y}[2], \mathrm{x}[0], \mathrm{y}[0])\);
        \} else if (two_byte_form) \{ // two-byte elements
        \(\mathrm{x}[0]=\operatorname{GR}\left[r_{2}\right]\{15: 0\} ; \quad \mathrm{y}[0]=\operatorname{GR}\left[r_{3}\right]\{15: 0\}\);
        \(\mathrm{x}[1]=\operatorname{GR}\left[r_{2}\right]\{31: 16\} ; \quad \mathrm{y}[1]=\operatorname{GR}\left[r_{3}\right]\{31: 16\} ;\)
        \(\mathrm{x}[2]=\operatorname{GR}\left[r_{2}\right]\{47: 32\} ; \quad \mathrm{y}[2]=\operatorname{GR}\left[r_{3}\right]\{47: 32\} ;\)
        \(x[3]=\operatorname{GR}\left[r_{2}\right]\{63: 48\} ; \quad y[3]=\operatorname{GR}\left[r_{3}\right]\{63: 48\} ;\)
        if (left form)
                GR[ \(\left.r_{1}\right]=\) concatenate \(4(x[3], y[3], x[1], y[1])\);
        else // right_form
                GR \(\left[r_{1}\right]=\) concatenate \(4(x[2], y[2], x[0], y[0])\);
    \} else \{ // four-byte elements
        \(\mathrm{x}[0]=\operatorname{GR}\left[r_{2}\right]\{31: 0\} ; \quad \mathrm{y}[0]=\operatorname{GR}\left[r_{3}\right]\{31: 0\} ;\)
        \(\mathrm{x}[1]=\operatorname{GR}\left[r_{2}\right]\{63: 32\} ; \quad \mathrm{y}[1]=\operatorname{GR}\left[r_{3}\right]\{63: 32\} ;\)
        if (left_form)
            \(\operatorname{GR}\left[r_{1}\right]=\) concatenate2(x[1], \(\left.\mathrm{y}[1]\right)\);
        else // right_form
            \(\operatorname{GR}\left[r_{1}\right]=\) concatenate \(2(x[0], y[0])\);
    \}
    \(\operatorname{GR}\left[r_{1}\right]\). nat \(=\operatorname{GR}\left[r_{2}\right]\).nat || GR \(\left[r_{3}\right]\).nat;
\}
```

Interruptions: Illegal Operation fault

## mov - Move Application Register

Format: (qp) mov $r_{1}=a r_{3}$ pseudo-op
(qp) mov $a r_{3}=r_{2}$ pseudo-op
(qp) $\mathrm{mov}^{\mathrm{ar}} \mathrm{r}_{3}=\mathrm{imm} 8$ pseudo-op
(qp) movii $r_{1}=a r_{3} \quad$ i_form, from_form $\quad 128$
(qp) mov.i $a r_{3}=r_{2} \quad$ i_form, register_form, to_form $\quad 126$
$(q p)$ mov.i $a r_{3}=i m m_{8} \quad$ i_form, immediate_form, to_form $\quad 127$
$(q p)$ mov.m $r_{1}=a r_{3} \quad$ m_form, from_form M31
(qp) mov.m $a r_{3}=r_{2}$
m_form, register_form, to_form M29
$(q p)$ mov.m $a r_{3}=i m m_{8} \quad$ m_form, immediate_form, to_form M30
Description: The source operand is copied to the destination register.
In the from_form, the application register specified by $a r_{3}$ is copied into GR $r_{1}$ and the corresponding NaT bit is cleared.

In the to_form, the value in GR $r_{2}$ (in the register_form), or the sign-extended value in $i m m_{8}$ (in the immediate_form), is placed in AR $a r_{3}$. In the register_form if the NaT bit corresponding to $\mathrm{GR} r_{2}$ is set, then a Register NaT Consumption fault is raised.

Only a subset of the application registers can be accessed by each execution unit (M or I). Table 3-3 on page 1:28 indicates which application registers may be accessed from which execution unit type. An access to an application register from the wrong unit type causes an Illegal Operation fault.

This instruction has multiple forms with the pseudo operation eliminating the need for specifying the execution unit. Accesses of the ARs are always implicitly serialized. While implicitly serialized, read-after-write and write-after-write dependency violations must be avoided (e.g., setting CCV, followed by cmpxchg in the same instruction group, or simultaneous writes to the UNAT register by ld.fill and mov to UNAT).

```
Operation: if (PR[qp]) {
    tmp_type = (i_form ? AR_I_TYPE : AR_M_TYPE);
    if (is_reserved_reg(tmp_type, ar 3))
        illegal_operation_fault();
    if (from_form) {
        check_target_register(r_);
        if (((ar 3 == BSPSTORE) || (ar 3 == RNAT)) && (AR[RSC].mode != 0))
            illegal_operation_fault();
            if ((ar 3 == ITC || ar 3 == RUC) && PSR.si && PSR.cpl != 0)
            privileged_register_fault();
            if ((ar 3 == ITC || ar === RUC) && PSR.si && PSR.vm == 1)
            virtualization_fault();
            GR[r_1] = (is_ignored_reg(ar_)) ? 0 : AR[ar ] ];
            GR[r}\mp@subsup{r}{1}{}].nat = 0;
    } else { // to_form
        tmp_val = (register_form) ? GR[r2] : sign_ext(imm8, 8);
        if (is_read_only_reg(AR_TYPE, ar_) ||
        (((ar % == BSPSTORE) || (ar 3 == RNAT)) && (AR[RSC].mode != 0)))
        illegal_operation_fault();
        if (register_form && GR[r2].nat)
        register_nat_consumption_fault(0);
        if (is_reserved_field(AR_TYPE, ar,
        reserved_register_field_fault();
        if ((is_kernel_reg(ar_) || ar 3 == ITC || ar 3 == RUC) && (PSR.cpl != 0))
        privileged_register_fault();
        if ((ar m == ITC || ar 3 == RUC) && PSR.vm == 1)
        virtualization_fault();
        if (!is_ignored_reg(ar3)) {
        tmp_val = ignored_field_mask(AR_TYPE, ar3, tmp_val);
        // Check for illeg}al promotion
        if (ar 3 == RSC && tmp_val{3:2} u< PSR.cpl)
            tmp_val{3:2} = PSR.cpl;
        AR[ar_] = tmp_val;
        if (ar3 == BSPSTORE) {
                AR[BSP] = rse_update_internal_stack_pointers(tmp_val);
                AR[RNAT] = undefined();
        }
        }
    }
}
Interruptions: Illegal Operation fault
Privileged Register fault Virtualization fault

\section*{mov - Move Branch Register}
\begin{tabular}{llrl} 
Format: & \((q p)\) mov \(r_{1}=b_{2}\) & from_form & I22 \\
& \((q p)\) mov \(b_{1}=r_{2}\) & pseudo-op & \\
& \((q p)\) mov.mwh.ih \(b_{1}=r_{2}, \operatorname{tag}_{13}\) & to_form & 121 \\
& \((q p)\) mov.ret.mwh.ih \(b_{1}=r_{2}, t a g_{13}\) & return_form, to_form & I21
\end{tabular}

Description: The source operand is copied to the destination register.
In the from_form, the branch register specified by \(b_{2}\) is copied into GR \(r_{1}\). The NaT bit corresponding to GR \(r_{1}\) is cleared.
In the to_form, the value in \(\mathrm{GR} r_{2}\) is copied into \(\mathrm{BR} b_{1}\). If the NaT bit corresponding to GR \(r_{2}\) is 1 , then a Register NaT Consumption fault is taken.

A set of hints can also be provided when moving to a branch register. These hints are very similar to those provided on the brp instruction, and provide prediction information about a future branch which may use the value being moved into BR \(b_{1}\). The return_form is used to provide the hint that this value will be used in a return-type branch.

The values for the mwh whether hint completer are given in Table 2-39. For a description of the ih hint completer see the Branch Prediction instruction and Table 2-13 on page 3:32.

Table 2-39. Move to BR Whether Hints
\begin{tabular}{|c|l|}
\hline mwh Completer & \multicolumn{1}{c|}{ Move to BR Whether Hint } \\
\hline none & Ignore all hints \\
\hline sptk & Static Taken \\
\hline dptk & Dynamic \\
\hline
\end{tabular}

A pseudo-op is provided for copying a general register into a branch register when there is no hint information to be specified. This is encoded with a value of 0 for \(\operatorname{tag}_{13}\) and values corresponding to none for the hint completers.
```

Operation: if (PR[qp]) {
if (from_form) {
check target_register(r);
GR[r\mp@subsup{r}{1}{}]=\operatorname{BR}[\mp@subsup{\overline{b}}{2}{}];
GR[r_].nat = 0;
} else { // to_form
tmp_tag = IP + sign_ext((timmg << 4), 13);
if (GR[r2].nat)
register_nat_consumption_fault(0);
BR[\mp@subsup{b}{1}{}] = GR[r2];
branch_predict(mwh, ih, return_form, GR[r2], tmp_tag);
}
}

```

Interruptions: Illegal Operation fault

\section*{mov - Move Control Register}
\begin{tabular}{llrl} 
Format: & \((q p)\) mov \(r_{1}=c r_{3}\) & from_form & M33 \\
& \((q p)\) mov \(c r_{3}=r_{2}\) & to_form & M32
\end{tabular}

Description: The source operand is copied to the destination register.
For the from_form, the control register specified by \(\mathrm{cr}_{3}\) is read and the value copied into GR \(r_{1}\).

For the to_form, \(G R r_{2}\) is read and the value copied into \(C R r_{3}\).
Control registers can only be accessed at the most privileged level, and when PSR.vm is 0 . Reading or writing an interruption control register (CR16-CR27), when the PSR.ic bit is one, will result in an Illegal Operation fault.
```

Operation: if (PR[qp]) {
if (is_reserved_reg(CR_TYPE, Cr_)
|| to_form \&\& is_read_only_reg(CR_TYPE, cras)
|| PSR.ic \&\& is_interruption_cr(Cr3))
{
illegal_operation_fault();
}
if (from_form)
check_target_register(r_);
if (PSR.cpl != 0)
privileged_operation_fault(0);
if (from_form) {
if (PSR.vm == 1)
virtualization_fault();
if (cr, == IVR)
check_interrupt_request();
if (cr m == ITIR)
GR[r [ ] = impl_itir_Cwi_mask(CR[ITIR]);
else
GR[r_] = CR[cr_];
GR[r_].nat = 0;
} else { // to_form
if (GR[r_2].nat)
register_nat_consumption_fault(0);
if (is_reserved_field(CR_TYPE, Cr %, GR[r r ]))
reserved_register_field_fault();
if ((cr_3 == IFA) \&\& impl_check_mov_ifa() \&\&
unimplemented_virtual_address(GR[ r < ], PSR.vm))
unimplemented_data_address_fault(0);
if (PSR.vm == 1)
virtualization_fault();
if (cr, == EOI)
end_of_interrupt();
tmp_val = ignored_field_mask(CR_TYPE, Cr %, GR[r_2]);
CR[Cr 3] = tmp_val;
if (cr m == IIPA)

```
```

        last_IP = tmp_val;
    }
    }

```
\begin{tabular}{lll} 
Interruptions: & Illegal Operation fault & Reserved Register/Field fault \\
& Privileged Operation fault & Unimplemented Data Address fault \\
& Register NaT Consumption fault & Virtualization fault
\end{tabular}

Serialization: Reads of control registers reflect the results of all prior instruction groups and interruptions.
In general, writes to control registers do not immediately affect subsequent instructions. Software must issue a serialize operation before a dependent instruction uses a modified resource.

Control register writes are not implicitly synchronized with a corresponding control register read and requires data serialization.

\section*{mov - Move Floating-point Register}

Format: \(\quad(q p) \operatorname{mov} f_{1}=f_{3}\)
pseudo-op of: (qp) fmerge.s \(f_{1}=f_{3}, f_{3}\)
Description: The value of \(\mathrm{FR} f_{3}\) is copied to \(\mathrm{FR} f_{1}\).
Operation: See "fmerge - Floating-point Merge" on page 3:80.

\section*{mov - Move General Register}

Format: \(\quad(q p)\) mov \(r_{1}=r_{3}\)
pseudo-op of: (qp) adds \(r_{1}=0, r_{3}\)
Description: The value of \(\mathrm{GR} r_{3}\) is copied to \(\mathrm{GR} r_{1}\).
Operation: See "add - Add" on page 3:14.

\section*{mov - Move Immediate}

Format: (qp) mov \(r_{1}=i m m_{22} \quad\) pseudo-op of: (qp) addl \(r_{1}=i m m_{22}, \mathrm{r} 0\) Description: The immediate value, \(i m m_{22}\), is sign extended to 64 bits and placed in GR \(r_{1}\). Operation: See "add - Add" on page 3:14.

\section*{mov - Move Indirect Register}
\begin{tabular}{llrl} 
Format: & \((q p) \operatorname{mov} r_{1}=\) ireg \(\left[r_{3}\right]\) & from_form & M43 \\
& \((q p) \operatorname{mov}\) ireg \(\left[r_{3}\right]=r_{2}\) & to_form & M42
\end{tabular}

Description: The source operand is copied to the destination register.
For move from indirect register, \(\mathrm{GR} r_{3}\) is read and the value used as an index into the register file specified by ireg (see Table 2-40 below). The indexed register is read and its value is copied into GR \(r_{1}\).

For move to indirect register, GR \(r_{3}\) is read and the value used as an index into the register file specified by ireg. GR \(r_{2}\) is read and its value copied into the indexed register.

Table 2-40. Indirect Register File Mnemonics
\begin{tabular}{|l|l|}
\hline \multicolumn{1}{|c|}{ ireg } & \\
\hline cpuid & Processor Identification Register \\
\hline dbr & Data Breakpoint Register File \\
\hline ibr & Instruction Breakpoint Register \\
\hline pkr & Protection Key Register \\
\hline pmc & Performance Monitor Configuration Register \\
\hline pmd & Performance Monitor Data Register \\
\hline rr & Region Register \\
\hline
\end{tabular}

For all register files other than the region registers, bits \(\{7: 0\}\) of \(\mathrm{GR} r_{3}\) are used as the index. For region registers, bits \(\{63: 61\}\) are used. The remainder of the bits are ignored.

Instruction and data breakpoint, performance monitor configuration, protection key, and region registers can only be accessed at the most privileged level. Performance monitor data registers can only be written at the most privileged level.
The CPU identification registers can only be read. There is no to_form of this instruction.

For move to protection key register, the processor ensures uniqueness of protection keys by checking new valid protection keys against all protection key registers. If any matching keys are found, duplicate protection keys are invalidated.

Apart from the PMC and PMD register files, access of a non-existent register results in a Reserved Register/Field fault. All accesses to the implementation-dependent portion of PMC and PMD register files result in implementation dependent behavior but do not fault.

Modifying a region register or a protection key register which is being used to translate:
- the executing instruction stream when PSR.it \(==1\), or
- the data space for an eager RSE reference when PSR.rt ==1
is an undefined operation.
```

Operation: if (PR[qp]) {
if (ireg == RR TYPE)
tmp_index = GR[r_] {63:61};
else // all other register types
tmp_index = GR[r_ ] {7:0};

```
```

if (from_form) {
check_target_register( }\mp@subsup{r}{1}{})\mathrm{ ;
if (PSR.cpl != 0 \&\& !(ireg == PMD_TYPE || ireg == CPUID_TYPE))
privileged_operation_fault(0);
if (GR[r_].nat)
register_nat_consumption_fault(0);
if (is_reserved_reg(ireg, tmp_index))
reserved_register_field_fault();
if (PSR.vm == 1 \&\& ireg != PMD_TYPE)
virtualization_fault();
if (ireg == PMD_TYPE) {
if ((PSR.cpl != 0) \&\& ((PSR.sp == 1) ||
(tmp_index > 3 \&\&
tmp i
PMC[tmp_index].pm == 1)))
GR[r_] = 0;
else
GR[r_] = pmd_read(tmp_index);
} else
switch (ireg) {
case CPUID_TYPE: GR[rr_] = CPUID[tmp_index]; break;
case DBR_TYMPE: GR[r_] = DBR[tmp_index]; break;
case IBR_TYPE: GR[r_] = IBR[tmp_index]; break;
case PKR_TYPE: GR[rr_] = PKR[tmp_index]; break;
case PMC_TYPE: GR[r_] = pmc_read(tmp_index); break;

```

```

        }
    GR[r_].nat = 0;
    } else { // to_form
if (PSR.cpl != 0)
privileged_operation_fault(0);
if (GR[r2].nat || GR[r_].nat)
register_nat_consumption_fault(0);
if (is_reserved_reg(ireg, tmp_index)
|| ireg == CPUID_TYPE
|| is_reserved_field(ireg, tmp_index, GR[r2]))
reserved_registerefield_fault();
if (PSR.vm == 1)
virtualization_fault();
if (ireg == PKR_TYPE \&\& GR[r2]{0} == 1) { // writing valid prot key
if ((tmp_slo\overline{t = tlb_search_pkr(GR[ r2]{31:8})) != NOT_FOUND)}
PKR[tmp_slot].v = 0; // clear valid bit of matching key reg
}
tmp_val = ignored_field_mask(ireg, tmp_index, GR[r2]);
switch (ireg) {
case DBR_TYPE: DBR[tmp_index] = tmp_val; break;
case IBR_TYPE: IBR[tmp_index] = tmp_val; break;
case PKR_TYPE: PKR[tmp_index] = tmp_val; break;
case PMC_TYPE: pmc_write(tmp_index, tmp_val); break;

```
```

                case PMD TYPE: pmd write(tmp index, tmp val); break;
                case RR_TYPE: RR[tmp_index]= tmp_val; brreak;
            }
    }
    }

```

Interruptions: Illegal Operation fault Reserved Register/Field fault Privileged Operation fault Virtualization fault Register Na T Consumption fault

Serialization: For move to data breakpoint registers, software must issue a data serialize operation before issuing a memory reference dependent on the modified register.

For move to instruction breakpoint registers, software must issue an instruction serialize operation before fetching an instruction dependent on the modified register.

For move to protection key, region, performance monitor configuration, and performance monitor data registers, software must issue an instruction or data serialize operation to ensure the changes are observed before issuing any dependent instruction.

To obtain improved accuracy, software can issue an instruction or data serialize operation before reading the performance monitors.

\section*{mov - Move Instruction Pointer}

Format: \(\quad(q p)\) mov \(r_{1}=i p\)
Description: The Instruction Pointer (IP) for the bundle containing this instruction is copied into GR \(r_{1}\).

Operation: if (PR[qp]) \{
check_target_register ( \(r_{1}\) );
\(\operatorname{GR}\left[r_{1}\right]=\operatorname{IP}\);
\(\operatorname{GR}\left[r_{1}\right]\). nat \(=0\);
\}
Interruptions: Illegal Operation fault

\section*{mov - Move Predicates}
\begin{tabular}{llrl} 
Format: & \((q p) \mathrm{mov} r_{1}=\mathrm{pr}\) & from_form & I25 \\
& \((q p) \operatorname{mov} p r=r_{2}\), mask \(_{17}\) & to_form & I23 \\
& \((q p) \operatorname{mov}\) pr.rot \(=i m m_{44}\) & to_rotate_form & I24
\end{tabular}

Description: The source operand is copied to the destination register.
For moving the predicates to a GR, PR i is copied to bit position i within \(G R r_{1}\).
For moving to the predicates, the source can either be a general register, or an immediate value. In the to_form, the source operand is GR \(r_{2}\) and only those predicates specified by the immediate value mask \({ }_{17}\) are written. The value mask \({ }_{17}\) is encoded in the instruction in an \(i m m_{16}\) field such that: \(i m m_{16}=\) mask \(_{17} \gg 1\). Predicate register 0 is always one. The mask \({ }_{17}\) value is sign extended. The most significant bit of mask \({ }_{17}\), therefore, is the mask bit for all of the rotating predicates. If there is a deferred exception for GR \(r_{2}\) (the NaT bit is 1 ), a Register NaT Consumption fault is taken.

In the to_rotate_form, only the 48 rotating predicates can be written. The source operand is taken from the \(i m m_{44}\) operand (which is encoded in the instruction in an \(i m m_{28}\) field, such that: \(i m m_{28}=i \mathrm{~mm}_{44} \gg 16\) ). The low 16-bits correspond to the static predicates. The immediate is sign extended to set the top 21 predicates. Bit position in the source operand is copied to PR i.

This instruction operates as if the predicate rotation base in the Current Frame Marker (CFM.rrb.pr) were zero.
```

Operation: if (PR[qp]) {
if (from_form) {
check_target_register(\mp@subsup{r}{1}{});
GR[r_1] = 1; // PR[0] is always 1
for (i = 1; i <= 63; i++) {
GR[r_]{i} = PR[pr_phys_to_virt(i)];
}
GR[r_].nat = 0;
} else if (to_form) {
if (GR[r_2].nat)
register nat consumption fault(0);
tmp_src = sign_ext (mask 17, 17);
for (i = 1; i <= 63; i++) {
if (tmp_src{i})
PR[pr_phys_to_virt(i)] = GR[r [ ] {i};
}
} else { // to_rotate_form
tmp_src = sign_ext(imm44, 44);
for (i = 16; i <= 63; i++) {
PR[pr_phys_to_virt(i)] = tmp_src{i};
}
}
}

```

Interruptions: Illegal Operation fault
Register NaT Consumption fault

\section*{mov - Move Processor Status Register}
\begin{tabular}{llrl} 
Format: & \((q p)\) mov \(r_{1}=\) psr & from_form & M36 \\
& \((q p)\) mov psr.l \(=r_{2}\) & to_form & M35
\end{tabular}

Description: The source operand is copied to the destination register. See Section 3.3.2, "Processor Status Register (PSR)" on page 2:23.

For move from processor status register, PSR bits \(\{36: 35\}\) and \(\{31: 0\}\) are read, and copied into GR \(r_{1}\). All other bits of the PSR read as zero.

For move to processor status register, \(G R r_{2}\) is read, bits \(\{31: 0\}\) copied into \(\operatorname{PSR}\{31: 0\}\) and bits \(\{63: 32\}\) are ignored. Bits \(\{31: 0\}\) of \(G R r_{2}\) corresponding to reserved fields of the PSR must be 0 or a Reserved Register/Field fault will result. An implementation may also raise Reserved Register/Field fault if bits \(\{63: 32\}\) in \(G R r_{2}\) corresponding to reserved fields of the PSR are non-zero.

Moves to and from the PSR can only be performed at the most privileged level, and when PSR.vm is 0 .

The contents of the interruption resources (that are overwritten when the PSR.ic bit is 1) are undefined if an interruption occurs between the enabling of the PSR.ic bit and a subsequent instruction serialize operation.
```

Operation: if (PR[qp]) {
if (from_form)
check_target_register(r_) ;
if (PSR.Cpl != 0)
privileged_operation_fault(0);
if (from_form) {
if (PSR.vm == 1)
virtualization_fault();
tmp_val = zero_ext(PSR{31:0}, 32); // read lower 32 bits
tmp_val |= PSR{36:35} << 35; // read mc and it bits
GR[r_1] = tmp_val; // other bits read as zero
GR[ [r1].nat = 0;
} else { // to_form
if (GR[r_2].nat)
register_nat_consumption_fault(0);
if (is_reserved_field(PSR_TYPE, PSR_MOVPART, GR[r_]))
reserved_register_field_fault();
if (PSR.vm == 1)
virtualization_fault();
PSR{31:0}=GR[r2]{31:0};
}
}

```

Interruptions: Illegal Operation fault
Reserved Register/Field fault
Privileged Operation fault
Virtualization fault

Serialization: Software must issue an instruction or data serialize operation before issuing instructions dependent upon the altered PSR bits. Unlike with the rsm instruction, the PSR.i bit is not treated specially when cleared.

\section*{mov - Move User Mask}

Format: \(\quad(q p)\) mov \(r_{1}=p s r . u m\)
from_form M36
(qp) mov psr.um \(=r_{2}\)
to_form M35
Description: The source operand is copied to the destination register.
For move from user mask, \(\operatorname{PSR}\{5: 0\}\) is read, zero-extend, and copied into \(G R r_{1}\).
For move to user mask, \(\operatorname{PSR}\{5: 0\}\) is written by bits \(\{5: 0\}\) of \(G R r_{2}\). PSR. up can only be modified if the secure performance monitor bit (PSR.sp) is zero. Otherwise PSR.up is not modified.

Writing a non-zero value into any other parts of the PSR results in a Reserved Register/Field fault.

Operation:
```

if (PR[qp]) {
if (from_form) {
check_target_register(r_);
GR[r_] = zero_ext(PSR{5:0}, 6);
GR[r_].nat = 0;
} else { // to_form
if (GR[r_2].nat)
register_nat_consumption_fault(0);
if (is_reserved_field(PSR_TYPE, PSR_UM, GR[r_r_))
reserved_register_field_fault();
PSR{1:0} = GR[r [ ] {1:0};
if (PSR.sp == 0) // unsecured perf monitor
PSR{2} = GR[r2]{2};
PSR{5:3} = GR[ [r2]{5:3};
}
}

```

Interruptions: Illegal Operation fault
Reserved Register/Field fault Register NaT Consumption fault

Serialization: All user mask modifications are observed by the next instruction group.

\section*{movl - Move Long Immediate}

Format: (qp) movl \(r_{1}=i m m_{64} \quad\) X2
Description: The immediate value \(i m m_{64}\) is copied to \(G R r_{1}\). The \(L\) slot of the bundle contains 41 bits of imm \(_{64}\).

Operation: if (PR[qp]) \{ check_target_register \(\left(r_{1}\right)\);
\(\operatorname{GR}\left[r_{1}\right]=\operatorname{imm}_{64} ;\)
\(\operatorname{GR}\left[r_{1}\right]\). nat \(=0\);
\}
Interruptions: Illegal Operation fault

\section*{mpy4 - Unsigned Integer Multiply}

Format: \(\quad(q p) \mathrm{mpy} 4 r_{1}=r_{2}, r_{3}\)
Description: The lower 32 bits of each of the two source operands are treated as unsigned values and are multiplied, and the result is placed in GR \(r_{1}\). The upper 32 bits of each of the source operands are ignored.

Operation: if (PR[qp]) \{
if (!instruction_implemented (mpy4))
illegal_operation_fault();
check_target_register ( \(r_{1}\) );
\(\operatorname{GR}\left[r_{1}\right]=\) zero_ext (GR[ \(\left.\left.r_{2}\right], 32\right)\) * zero_ext (GR[ \(\left.\left.r_{3}\right], 32\right)\);
GR[ \(r_{1}\) ].nat \(=\) GR[ \(r_{2}\) ].nat || GR[ \(r_{3}\) ].nat;
\}

Interruptions: Illegal Operation fault

\section*{mpyshl4 - Unsigned Integer Shift Left and Multiply}

Format: \(\quad(q p)\) mpyshl4 \(r_{1}=r_{2}, r_{3}\)
Description: The upper 32 bits of GR \(r_{2}\) and the lower 32 bits of GR \(r_{3}\) are treated as unsigned values and are multiplied. The result of the multiplication is shifted left 32 bits, with the vacated bit positions filled with zeroes, and the result is placed in GR \(r_{1}\). The lower 32 bits of GR \(r_{2}\) and the upper 32 bits of GR \(r_{3}\) are ignored.
This instruction can be used to perform a 64-bit integer multiply operation producing a 64-bit result ( \(r_{c}=r_{a} * r_{b}\) ):
```

mpy4 rl = ra, rb;; //partial product low 32 bits * low 32 bits
mpyshl4 r r = ra, rb;; //partial product high 32 bits * low 32 bits
mpyshl4 I r = rb, ra //partial product low 32 bits * high 32 bits
add }\mp@subsup{r}{1}{}=\mp@subsup{r}{1}{},\mp@subsup{r}{2}{};; //partial su
add \quadr
if (!instruction_implemented(MPYSHL4))
illegal_operation_fault();
check_target_register (r r ) ;
GR[r_1] = (zero_ext((GR[r2] >> 32), 32) * zero_ext(GR[r\mp@subsup{r}{3}{}], 32))<< 32;
GR[r1].nat = GR[r_2].nat || GR[r3].nat;
}

```

Operation: if (PR[qp]) \{

Interruptions: Illegal Operation fault

\section*{mux - Mux}

Format: \(\quad(q p)\) mux1 \(r_{1}=r_{2}\), mbtype \(_{4}\)
one_byte_form
13
(qp) mux2 \(r_{1}=r_{2}\), mhtype \(_{8}\)
two_byte_form
14
Description: A permutation is performed on the packed elements in a single source register, \(\mathrm{GR} r_{2}\), and the result is placed in GR \(r_{1}\). For 8 -bit elements, only some of all possible permutations can be specified. The five possible permutations are given in Table 2-41 and shown in Figure 2-26.

Table 2-41. Mux Permutations for 8-bit Elements
\begin{tabular}{|l|l|}
\hline \multicolumn{1}{|c|}{ mbtype \(_{4}\)} & \\
\hline @rev & Reverse the order of the bytes \\
\hline @mix & Perform a Mix operation on the two halves of GR \(r_{2}\) \\
\hline @shuf & Perform a Shuffle operation on the two halves of GR \(r_{2}\) \\
\hline @alt & Perform an Alternate operation on the two halves of GR \(r_{2}\) \\
\hline @brcst & Perform a Broadcast operation on the least significand byte of GR \(r_{2}\) \\
\hline
\end{tabular}

Figure 2-26. Mux1 Operation (8-bit elements)


For 16-bit elements, all possible permutations, with and without repetitions can be specified. They are expressed with an 8-bit mhtype \({ }_{8}\) field, which encodes the indices of the four 16 -bit data elements. The indexed 16 -bit elements of \(\mathrm{GR} r_{2}\) are copied to corresponding 16 -bit positions in the target register GR \(r_{1}\). The indices are encoded in little-endian order. (The 8 bits of mhtype \({ }_{8}\) [7:0] are grouped in pairs of bits and named mhtype \(_{8}[3]\), mhtype \(_{8}[2]\), mhtype \(_{8}[1]\), mhtype \({ }_{8}[0]\) in the Operation section).

Figure 2-27. Mux2 Examples (16-bit elements)

```

Operation: if (PR[qp]) {
check_target_register( }\mp@subsup{r}{1}{})\mathrm{ ;
if (one_byte_form) {
x[0] = GR[ [r2]{7:0};
x[1] = GR[ [r2]{15:8};
x[2] = GR[r2]{23:16};
x[3] = GR[r2]{31:24};
x[4] = GR[r2]{39:32};
x[5] = GR[r_ ] {47:40};
x[6] = GR[ [r2]{55:48};
x[7] = GR[r [ ] {63:56};
switch (mbtype) {
case '@rev':
GR[r_1] = concatenate8(x[0], x[1], x[2], x[3],
x[4], x[5], x[6], x[7]);
break;
case '@mix':
GR[r_1] = concatenate8(x[7], x[3], x[5], x[1],
x[6], x[2], x[4], x[0]);
break;
case '@shuf':
GR[r_] = concatenate8(x[7], x[3], x[6], x[2],
x[5], x[1], x[4], x[0]);
break;
case '@alt':
GR[r_] = concatenate8(x[7], x[5], x[3], x[1],
x[6], x[4], x[2], x[0]);
break;
case '@brcst':
GR[r_1] = concatenate8(x[0], x[0], x[0], x[0],
x[0], x[0], x[0], x[0]);
break;
}
} else { // two_byte_form
x[0] = GR[ r m ] {15:0};
x[1] = GR[ [r2]{31:16};
x[2] = GR[ r2]{47:32};
x[3] = GR[r_2]{63:48};
res[0] = x[mhtype8{1:0}];
res[1] = x[mhtype8{3:2}];
res[2] = x[mhtype8{5:4}];
res[3] = x[mhtype8{7:6}];
GR[r_1] = concatenate4(res[3], res[2], res[1], res[0]);
}
GR[r_1].nat = GR[r_ ].nat;
}

```

Interruptions: Illegal Operation fault

\section*{nop - No Operation}


\section*{or - Logical Or}
\begin{tabular}{llr} 
Format: & \((q p)\) or \(r_{1}=r_{2}, r_{3}\) & register_form \\
& \((q p)\) or \(r_{1}=i m m_{8}, r_{3}\) & A1
\end{tabular}

Description: The two source operands are logically ORed and the result placed in GR \(r_{1}\). In the register form the first operand is \(\mathrm{GR} r_{2}\); in the immediate form the first operand is taken from the \(i m m_{8}\) encoding field.
```

Operation: if (PR[qp]) {
check_target_register(r_);
tmp_src = (register_form ? GR[ r r ] : sign_ext(imm8, 8));
tmp_nat = (register_form ? GR[ r 2].nat : 0);
GR[r_] = tmp_src | GR[r_];
GR[r_1].nat = tmp_nat || GR[r_3].nat;
}

```

Interruptions: Illegal Operation fault

\section*{pack - Pack}

Format: (qp) pack2.sss \(r_{1}=r_{2}, r_{3}\)
two_byte_form, signed_saturation_form I2 two_byte_form, unsigned_saturation_form

12
(qp) pack2.uss \(r_{1}=r_{2}, r_{3}\)
four_byte_form, signed_saturation_form
12
Description: 32 -bit or 16 -bit elements from GR \(r_{2}\) and GR \(r_{3}\) are converted into 16 -bit or 8-bit elements respectively, and the results are placed GR \(r_{1}\). The source elements are treated as signed values. If a source element cannot be represented in the result element, then saturation clipping is performed. The saturation can either be signed or unsigned. If an element is larger than the upper limit value, the result is the upper limit value. If it is smaller than the lower limit value, the result is the lower limit value. The saturation limits are given in Table 2-42.

Table 2-42. Pack Saturation Limits
\begin{tabular}{|c|c|c|c|c|c|}
\hline Size & \begin{tabular}{c} 
Source Element \\
Width
\end{tabular} & \begin{tabular}{c} 
Result Element \\
Width
\end{tabular} & Saturation & \begin{tabular}{c} 
Upper \\
Limit
\end{tabular} & Lower Limit \\
\hline 2 & 16 bit & 8 bit & signed & \(0 \times 7 \mathrm{f}\) & \(0 \times 80\) \\
\hline 2 & 16 bit & 8 bit & unsigned & \(0 \times \mathrm{ff}\) & \(0 \times 00\) \\
\hline 4 & 32 bit & 16 bit & signed & \(0 \times 7 \mathrm{fff}\) & \(0 \times 8000\) \\
\hline
\end{tabular}

Figure 2-28. Pack Operation

```

Operation: if (PR[qp]) {
check_target_register( (r1);
if (two_byte_form) {
if (signed_saturation_form) {
max = sign ext(0x7f, 8);
min = sign_ext(0x80, 8);
} else {
max = 0xff;
min = 0x00;
}
temp[0] = sign_ext(GR[r re]{15:0}, 16);
temp[1] = sign_ext(GR[r_2]{31:16}, 16);
temp[2] = sign ext(GR[ r _ ] {47:32}, 16);
temp[3] = sign_ext(GR[ rr ]{63:48}, 16);
temp[4] = sign_ext (GR[ [r3]{15:0}, 16);
temp[5] = sign_ext(GR[r_]{31:16}, 16);
temp[6] = sign ext(GR[ r _ ] {47:32}, 16);
temp[7] = sign_ext(GR[r_]{63:48}, 16);
for (i = 0; i < 8; i++) {
if (temp[i] > max)
temp[i] = max;
if (temp[i] < min)
temp[i] = min;
}
GR[r_1] = concatenate8(temp[7], temp[6], temp[5], temp[4],
temp[3], temp[2], temp[1], temp[0]);
} else { // four_byte_form
max = sign_ext(0x7fff, 16); // signed_saturation_form
min = sign_ext(0x8000, 16);
temp[0] = sign ext(GR[r_r ]{31:0}, 32);
temp[1] = sign_ext(GR[ rr2]{63:32}, 32);
temp[2] = sign_ext(GR[ [r3]{31:0}, 32);
temp[3] = sign_ext(GR[r_] {63:32}, 32);
for (i = 0; i < 4; i++) {
if (temp[i] > max)
temp[i] = max;
if (temp[i] < min)
temp[i] = min;
}
GR[r_] = concatenate4(temp[3], temp[2], temp[1], temp[0]);
}
GR[r_].nat = GR[r_ ].nat || GR[r_].nat;
}

```

Interruptions: Illegal Operation fault

\section*{padd - Parallel Add}

Format: \(\quad(q p)\) padd1 \(r_{1}=r_{2}, r_{3}\)
(qp) padd1.sss \(r_{1}=r_{2}, r_{3}\)
(qp) padd1.uus \(r_{1}=r_{2}, r_{3}\)
(qp) padd1.uuu \(r_{1}=r_{2}, r_{3}\)
(qp) padd2 \(r_{1}=r_{2}, r_{3}\)
(qp) padd2.sss \(r_{1}=r_{2}, r_{3}\)
(qp) padd2.uus \(r_{1}=r_{2}, r_{3}\)
(qp) padd2.uuu \(r_{1}=r_{2}, r_{3}\)
(qp) padd4 \(r_{1}=r_{2}, r_{3}\)
one_byte_form, modulo_form A9 one_byte_form, sss_saturation_form A9 one_byte_form, uus_saturation_form A9 one_byte_form, uuu_saturation_form A9 two_byte_form, modulo_form A9 two_byte_form, sss_saturation_form A9 two_byte_form, uus_saturation_form A9 two_byte_form, uuu_saturation_form A9 four_byte_form, modulo_form A9

Description: The sets of elements from the two source operands are added, and the results placed in GR \(r_{1}\).
If a sum of two elements cannot be represented in the result element and a saturation completer is specified, then saturation clipping is performed. The saturation can either be signed or unsigned, as given in Table 2-43. If the sum of two elements is larger than the upper limit value, the result is the upper limit value. If it is smaller than the lower limit value, the result is the lower limit value. The saturation limits are given in Table 2-44.

Table 2-43. Parallel Add Saturation Completers
\begin{tabular}{|c|c|c|c|}
\hline Completer & Result \(r_{1}\) treated as & Source \(r_{2}\) treated as & Source \(r_{3}\) treated as \\
\hline sss & signed & signed & signed \\
\hline uus & unsigned & unsigned & signed \\
\hline uuu & unsigned & unsigned & unsigned \\
\hline
\end{tabular}

Table 2-44. Parallel Add Saturation Limits
\begin{tabular}{|c|c|c|c|c|c|}
\hline \multirow{2}{*}{ Size } & \multirow{2}{*}{ Element Width } & \multicolumn{2}{|c|}{ Result \(r_{1}\) Signed } & \multicolumn{2}{c|}{ Result \(r_{1}\) Unsigned } \\
\cline { 3 - 6 } & & Upper Limit & Lower Limit & Upper Limit & Lower Limit \\
\hline 1 & 8 bit & \(0 \times 7 \mathrm{f}\) & \(0 \times 80\) & \(0 x f f\) & \(0 \times 00\) \\
\hline 2 & 16 bit & \(0 \times 7\) fff & \(0 \times 8000\) & \(0 \times f f f\) & \(0 \times 0000\) \\
\hline
\end{tabular}

Figure 2-29. Parallel Add Examples


Operation: if (PR[qp]) \{
    check_target_register \(\left(r_{1}\right)\);
    if (one_byte_form) \{ // one-byte elements
        \(\mathrm{x}[0]=\operatorname{GR}\left[r_{2}\right]\{7: 0\} ; \quad \mathrm{y}[0]=\operatorname{GR}\left[r_{3}\right]\{7: 0\}\);
    \(\mathrm{x}[1]=\operatorname{GR}\left[r_{2}\right]\{15: 8\} ; \quad \mathrm{y}[1]=\operatorname{GR}\left[r_{3}\right]\{15: 8\}\);
    \(\mathrm{x}[2]=\operatorname{GR}\left[r_{2}\right]\{23: 16\} ; \quad \mathrm{y}[2]=\operatorname{GR}\left[r_{3}\right]\{23: 16\}\);
    \(x[3]=\operatorname{GR}\left[r_{2}\right]\{31: 24\} ; \quad y[3]=\operatorname{GR}\left[r_{3}\right]\{31: 24\} ;\)
    \(x[4]=\operatorname{GR}\left[r_{2}\right]\{39: 32\} ; \quad y[4]=\operatorname{GR}\left[r_{3}\right]\{39: 32\} ;\)
    \(\mathrm{x}[5]=\operatorname{GR}\left[r_{2}\right]\{47: 40\} ; \quad \mathrm{y}[5]=\operatorname{GR}\left[r_{3}\right]\{47: 40\}\);
    \(\mathrm{x}[6]=\operatorname{GR}\left[r_{2}\right]\{55: 48\} ; \quad \mathrm{y}[6]=\operatorname{GR}\left[r_{3}\right]\{55: 48\}\);
    \(x[7]=\operatorname{GR}\left[r_{2}\right]\{63: 56\} ; \quad y[7]=\operatorname{GR}\left[r_{3}\right]\{63: 56\} ;\)
    if (sss_saturation_form) \{
        max \(=\) sign_ext( \(0 \times 7 f, 8\) );
        min \(=\) sign_ext ( \(0 \times 80,8\) );
        for (i = 0; i < 8; i++) \{
            temp [i] \(=\) sign_ext(x[i], 8) + sign_ext(y[i], 8);
        \}
        \} else if (uus_saturation_form) \{
            max \(=0 x f f\);
            min \(=0 \times 00\);
            for (i = 0; i < 8; i++) \{
            temp[i] = zero_ext(x[i], 8) + sign_ext(y[i], 8);
            \}
    \} else if (uuu_saturation_form) \{
            max \(=0 x f f\);
            \(\min =0 x 00 ;\)
            for (i = 0; i < 8; i++) \{
                temp[i] = zero_ext(x[i], 8) + zero_ext(y[i], 8);
            \}
        \} else \{ // modulo_form
            for (i = 0; \(i<8\); \(i++\) ) \{
            temp [i] = zero_ext(x[i], 8) + zero_ext(y[i], 8);
            \}
    \}
        if (sss_saturation_form || uus_saturation_form ||
        uuu_saturation_form) \{
        for \({ }^{-}(i=0 ; i \overline{<} 8 ; i++)\) \{
            if (temp[i] > max)
                temp [i] = max;
            if (temp [i] < min)
                temp [i] \(=\min\);
            \}
        \}
    \(\operatorname{GR}\left[r_{1}\right]=\) concatenate8 (temp[7], temp [6], temp[5], temp [4],
                                    temp [3], temp[2], temp[1], temp[0]);
\} else if (two_byte_form) \{ // 2-byte elements
    \(x[0]=\operatorname{GR}\left[r_{2}\right]\{15: 0\} ; \quad y[0]=\operatorname{GR}\left[r_{3}\right]\{15: 0\} ;\)
    \(\mathrm{x}[1]=\operatorname{GR}\left[r_{2}\right]\{31: 16\} ; \quad \mathrm{y}[1]=\operatorname{GR}\left[r_{3}\right]\{31: 16\} ;\)
```

        x[2] = GR[ r c ]{47:32}; y[2] = GR[ r m { 47:32};
        x[3] = GR[r [r ]{63:48}; y[3]=GR[r_ ]{63:48};
        if (sss_saturation_form) {
            max = sign ext(0x7fff, 16);
            min = sign_ext(0x8000, 16);
            for (i = 0; i < 4; i++) {
                temp[i] = sign_ext(x[i], 16) + sign_ext(y[i], 16);
            }
        } else if (uus_saturation_form) {
            max = 0xffff;
            min = 0x0000;
            for (i = 0; i < 4; i++) {
                temp[i] = zero_ext(x[i], 16) + sign_ext(y[i], 16);
            }
        } else if (uuu_saturation_form) {
            max = 0xffff;
            min = 0x0000;
            for (i = 0; i < 4; i++) {
                temp[i] = zero_ext(x[i], 16) + zero_ext(y[i], 16);
            }
        } else { // modulo_form
            for (i = 0; i < 4; i++) {
                temp[i] = zero_ext(x[i], 16) + zero_ext(y[i], 16);
            }
    }
    if (sss_saturation_form || uus_saturation_form ||
        uuu_saturation_form) {
        for (i = 0; i < 4; i++) {
            if (temp[i] > max)
                temp[i] = max;
            if (temp[i] < min)
                temp[i] = min;
        }
        }
        GR[r_1] = concatenate4(temp[3], temp[2], temp[1], temp[0]);
    } else { // four-byte elements
    x[0] = GR[r_ ] {31:0}; y[0] = GR[r [ ] {31:0};
    x[1] = GR[r re]{63:32}; y[1] = GR[r_ ]{63:32};
    for (i = 0; i < 2; i++) { // modulo_form
        temp[i] = zero_ext(x[i], 32) + zero_ext(y[i], 32);
    }
    GR[r_] = concatenate2(temp[1], temp[0]);
    }
    GR[r_1].nat = GR[r_ ].nat || GR[r [ ].nat;
    }

```
padd

Interruptions: Illegal Operation fault

\section*{pavg - Parallel Average}

Format: \(\quad(q p)\) pavg1 \(r_{1}=r_{2}, r_{3}\)
(qp) pavg1.raz \(r_{1}=r_{2}, r_{3}\)
(qp) pavg2 \(r_{1}=r_{2}, r_{3}\)
(qp) pavg2.raz \(r_{1}=r_{2}, r_{3}\)
normal_form, one_byte_form A9
normal_form, two_byte_form A9 raz_form, two_byte_form A9

Description: The unsigned data elements of \(\mathrm{GR} r_{2}\) are added to the unsigned data elements of \(\mathrm{GR} r_{3}\). The results of the add are then each independently shifted to the right by one bit position. The high-order bits of each element are filled with the carry bits of the sums. To prevent cumulative round-off errors, an averaging is performed. The unsigned results are placed in GR \(r_{1}\).
The averaging operation works as follows. In the normal_form, the low-order bit of each result is set to 1 if at least one of the two least significant bits of the corresponding sum is 1 . In the raz_form, the average rounds away from zero by adding 1 to each of the sums.

Figure 2-30. Parallel Average Example


Figure 2-31. Parallel Average with Round Away from Zero Example

```

Operation: if (PR[qp]) {
check_target_register(r_);
if (one_byte_form) {
x[0] = GR[r2]{7:0}; y[0] = GR[r_ ] {7:0};
x[1] = GR[r2]{15:8}; y[1] = GR[ re] {15:8};
x[2] = GR[ [r2]{23:16}; y[2] = GR[r_3]{23:16};
x[3] = GR[r r ]{31:24}; y[3] = GR[r3]{31:24};
x[4] = GR[r2]{39:32}; y[4] = GR[r3]{39:32};
x[5] = GR[r_ ] {47:40}; y[5] = GR[r_3]{47:40};
x[6] = GR[ [r2]{55:48}; y[6] = GR[r_ ] {55:48};
x[7] = GR[r re]{63:56}; y[7] = GR[r_ ]{63:56};
if (raz_form) {
for (i = 0; i < 8; i++) {
temp[i] = zero_ext(x[i], 8) + zero_ext(y[i], 8) + 1;
res[i] = shift_right_unsigned(temp[i], 1);
}
} else { // normal form
for (i = 0; i < 8; i++) {
temp[i] = zero_ext(x[i], 8) + zero_ext(y[i], 8);
res[i] = shift_right_unsigned(temp[i], 1) | (temp[i]{0});
}
}
GR[r_] = concatenate8(res[7], res[6], res[5], res[4],
res[3], res[2], res[1], res[0]);
} else { // two_byte_form
x[0] = GR[ r2]{15:0}; y[0] = GR[ re]{15:0};
x[1] = GR[ [r2]{31:16}; y[1] = GR[r_ ] {31:16};
x[2] = GR[ r 2 ]{47:32}; y[2] = GR[r c ]{47:32};
x[3] = GR[r re ]{63:48}; y[3] = GR[r_3]{63:48};
if (raz_form) {
for (i = 0; i < 4; i++) {
temp[i] = zero_ext(x[i], 16) + zero_ext(y[i], 16) + 1;
res[i] = shift_right_unsigned(temp[i], 1);
}
} else { // normal form
for (i = 0; i < 4; i++) {
temp[i] = zero_ext(x[i], 16) + zero_ext(y[i], 16);
res[i] = shift_right_unsigned(temp[i], 1) | (temp[i]{0});
}
}
GR[r_] = concatenate4(res[3], res[2], res[1], res[0]);
}
GR[r_1].nat = GR[r2].nat || GR[r_ ].nat;
}

```

Interruptions: Illegal Operation fault

\section*{pavgsub - Parallel Average Subtract}
\begin{tabular}{lll} 
Format: & \((q p)\) pavgsub1 \(r_{1}=r_{2}, r_{3}\) & one_byte_form \\
& \((q p)\) pavgsub2 \(r_{1}=r_{2}, r_{3}\) & A9 \\
& two_byte_form & A9
\end{tabular}

Description: The unsigned data elements of GR \(r_{3}\) are subtracted from the unsigned data elements of GR \(r_{2}\). The results of the subtraction are then each independently shifted to the right by one bit position. The high-order bits of each element are filled with the borrow bits of the subtraction (the complements of the ALU carries). To prevent cumulative round-off errors, an averaging is performed. The low-order bit of each result is set to 1 if at least one of the two least significant bits of the corresponding difference is 1 . The signed results are placed in GR \(r_{1}\).

Figure 2-32. Parallel Average Subtract Example

```

Operation: if (PR[qp]) {
check_target_register(r_);
if (one_byte_form) {
x[0] = GR[r2]{7:0}; y[0] = GR[r_ ] {7:0};
x[1] = GR[r2]{15:8}; y[1] = GR[ re] {15:8};
x[2] = GR[ r 2 ]{23:16}; y[2] = GR[r_3]{23:16};
x[3] = GR[r r ]{31:24}; y[3] = GR[r3]{31:24};
x[4] = GR[ r r ] {39:32}; y[4] = GR[r3]{39:32};
x[5] = GR[r re {47:40}; y[5] = GR[r_3]{47:40};
x[6] = GR[ [r2]{55:48}; y[6] = GR[r_ ]{55:48};
x[7] = GR[r re]{63:56}; y[7] = GR[r_3]{63:56};
for (i = 0; i < 8; i++) {
temp[i] = zero_ext(x[i], 8) - zero_ext(y[i], 8);
res[i] = (temp[i]{8:0} u>> 1) | (temp[i]{0});
}
GR[r_1] = concatenate8(res[7], res[6], res[5], res[4],
res[3], res[2], res[1], res[0]);
} else { // two_byte_form
x[0] = GR[r2]{15:0}; y[0] = GR[r3]{15:0};
x[1] = GR[r2]{31:16}; y[1] = GR[ [r3]{31:16};
x[2] = GR[r2]{47:32}; y[2] = GR[r c ] {47:32};
x[3] = GR[r2]{63:48}; y[3] = GR[r_ ]{63:48};
for (i = 0; i < 4; i++) {
temp[i] = zero_ext(x[i], 16) - zero_ext(y[i], 16);
res[i] = (temp[i]{16:0} u>> 1) | (temp[i]{0});
}
GR[r_] = concatenate4(res[3], res[2], res[1], res[0]);
}
GR[r_1].nat = GR[r2].nat || GR[r_ ].nat;
}

```

Interruptions: Illegal Operation fault

\section*{pcmp - Parallel Compare}
Format: \begin{tabular}{lll}
\((q p)\) pcmp1.prel \(r_{1}=r_{2}, r_{3}\) & one_byte_form \\
& \((q p)\) pcmp2.prel \(r_{1}=r_{2}, r_{3}\) & A9 \\
& \((q p)\) pcmp4.prel \(r_{1}=r_{2}, r_{3}\) & two_byte_form
\end{tabular}

Description: The two source operands are compared for one of the two relations shown in Table 2-45. If the comparison condition is true for corresponding data elements of GR \(r_{2}\) and GR \(r_{3}\), then the corresponding data element in GR \(r_{1}\) is set to all ones. If the comparison condition is false, then the corresponding data element in GR \(r_{1}\) is set to all zeros. For the '>' relation, both operands are interpreted as signed.

Table 2-45. Pcmp Relations
\begin{tabular}{|c|c|}
\hline prel & Compare Relation \(\left(r_{2}\right.\) prel \(\left.r_{3}\right)\) \\
\hline eq & \(r_{2}==r_{3}\) \\
\hline gt & \(r_{2}>r_{3}\) (signed) \\
\hline
\end{tabular}

Figure 2-33. Parallel Compare Examples

```

Operation: if (PR[qp]) {
check_target_register(r_);
if (one_byte_form) { // one-byte elements
x[0] = GR[r2]{7:0}; y[0] = GR[r m { 7 :0};
x[1] = GR[r_ ] {15:8}; y[1] = GR[r m { {15:8};
x[2] = GR[ [r2]{23:16}; y[2] = GR[r_3]{23:16};
x[3] = GR[r r ]{31:24}; y[3] = GR[r3]{31:24};
x[4] = GR[r2]{39:32}; y[4] = GR[r3]{39:32};
x[5] = GR[r re {47:40}; y[5] = GR[r_3]{47:40};
x[6] = GR[r2]{55:48}; y[6] = GR[r c ]{55:48};
x[7] = GR[r2]{63:56}; y[7] = GR[r m]{63:56};
for (i = 0; i < 8; i++) {
if (prel == `eq')                 tmp_rel = x[i] == y[i];             else // 'gt'                 tmp_rel = greater_signed(sign_ext(x[i], 8),                                     sign ext(y[i], 8));             if (tmp_rel)                 res[i] = 0xff;             else                 res[i] = 0x00;         }         GR[r_] = concatenate8(res[7], res[6], res[5], res[4],                     res[3], res[2], res[1], res[0]);     } else if (two_byte_form) { // two-byte elements         x[0] = GR[ r2]{15:0}; y[0] = GR[ re]{15:0};         x[1] = GR[r r ]{31:16}; y[1] = GR[r [ ] {31:16};         x[2] = GR[ r _ ]{47:32}; y[2]=GR[ r m ] {47:32};         x[3] = GR[r re]{63:48}; y[3] = GR[r_ ] {63:48};         for (i = 0; i < 4; i++) {             if (prel == `eq')
tmp_rel = x[i] == y[i];
else // 'gt'
tmp_rel = greater_signed(sign_ext(x[i], 16),
sign_ext(y[i], 16));
if (tmp_rel)
res[i] = 0xffff;
else
res[i] = 0x0000;
}
GR[r_] = concatenate4(res[3], res[2], res[1], res[0]);
} else { // four-byte elements
x[0] = GR[ r2]{31:0}; y[0] = GR[ re]{31:0};
x[1] = GR[r re ]{63:32}; y[1] = GR[r m ]{63:32};
for (i = 0; i < 2; i++) {
if (prel == `eq')
tmp_rel = x[i] == y[i];
else // 'gt'
tmp_rel = greater_signed(sign_ext(x[i], 32),
sign_ext(y[i], 32));
if (tmp_rel)
res[i] = 0xffffffff;

```
```

            else
                            res[i] = 0x00000000;
            }
            GR[r_] = concatenate2(res[1], res[0]);
        }
    GR[r1].nat = GR[r_].nat || GR[r_].nat;
    }

```

Interruptions: Illegal Operation fault

\section*{pmax - Parallel Maximum}

Format: (qp) pmax1.u \(r_{1}=r_{2}, r_{3} \quad\) one_byte_form I2
(qp) pmax2 \(r_{1}=r_{2}, r_{3} \quad\) two_byte_form I2
Description: The maximum of the two source operands is placed in the result register. In the one_byte_form, each unsigned 8-bit element of \(\mathrm{GR} r_{2}\) is compared with the corresponding unsigned 8 -bit element of \(\mathrm{GR} r_{3}\) and the greater of the two is placed in the corresponding 8 -bit element of GR \(r_{1}\). In the two_byte_form, each signed 16-bit element of GR \(r_{2}\) is compared with the corresponding signed 16 -bit element of GR \(r_{3}\) and the greater of the two is placed in the corresponding 16-bit element of GR \(r_{1}\).

Figure 2-34. Parallel Maximum Examples

pmax
```

Operation: if (PR[qp]) {
check_target_register( }\mp@subsup{r}{1}{}\mathrm{ );
if (one_byte_form) { // one-byte elements
x[0] = GR[r r ] {7:0}; y[0] = GR[ r 3 ] {7:0};
x[1] = GR[r2]{15:8}; y[1] = GR[r_3]{15:8};
x[2] = GR[r2]{23:16}; y[2] = GR[ r m ]{23:16};
x[3] = GR[r2]{31:24}; y[3] = GR[ r m ] {31:24};
x[4] = GR[r2]{39:32}; y[4] = GR[r_3]{39:32};
x[5] = GR[r r ] {47:40}; y[5] = GR[r [ ] {47:40};
x[6] = GR[r2]{55:48}; y[6] = GR[r c ]{55:48};
x[7] = GR[r2]{63:56}; y[7] = GR[ [r3]{63:56};
for (i = 0; i < 8; i++) {
res[i] = (zero_ext(x[i],8) < zero_ext(y[i],8)) ? y[i] : x[i];
}
GR[r_] = concatenate8(res[7], res[6], res[5], res[4],
res[3], res[2], res[1], res[0]);
} else { // two-byte elements
x[0] = GR[r2]{15:0}; y[0] = GR[ r m ]{15:0};
x[1] = GR[rr2]{31:16}; y[1] = GR[r_ ]{31:16};
x[2] = GR[r2]{47:32}; y[2] = GR[ r m ] {47:32};
x[3] = GR[r2]{63:48}; y[3] = GR[ [r3]{63:48};
for (i = 0; i < 4; i++) {
res[i] = (sign_ext(x[i],16) < sign_ext(y[i],16)) ? y[i] : x[i];
}
GR[r_] = concatenate4(res[3], res[2], res[1], res[0]);
}
GR[r_1].nat = GR[rr2].nat || GR[r_ ].nat;
}

```

Interruptions: Illegal Operation fault

\section*{pmin - Parallel Minimum}

Format: (qp) pmin1.u \(r_{1}=r_{2}, r_{3} \quad\) one_byte_form I2
(qp) pmin2 \(r_{1}=r_{2}, r_{3}\) two_byte_form
Description: The minimum of the two source operands is placed in the result register. In the one_byte_form, each unsigned 8-bit element of \(\mathrm{GR} r_{2}\) is compared with the corresponding unsigned 8 -bit element of \(\mathrm{GR} r_{3}\) and the smaller of the two is placed in the corresponding 8 -bit element of GR \(r_{1}\). In the two_byte_form, each signed 16-bit element of GR \(r_{2}\) is compared with the corresponding signed 16 -bit element of GR \(r_{3}\) and the smaller of the two is placed in the corresponding 16 -bit element of \(G R r_{1}\).

Figure 2-35. Parallel Minimum Examples

```

Operation: if (PR[qp]) {
check target register( (r) ;
if (one_byte_form) { // one-byte elements
x[0] = GR[r2]{7:0}; y[0] = GR[r 3]{7:0};
x[1] = GR[r2]{15:8}; y[1] = GR[r_ ] {15:8};
x[2] = GR[rr2]{23:16}; y[2] = GR[r_3]{23:16};
x[3] = GR[r2]{31:24}; y[3] = GR[r_3]{31:24};
x[4] = GR[r2]{39:32}; y[4] = GR[r_3]{39:32};
x[5] = GR[r_2]{47:40}; y[5] = GR[r_3]{47:40};
x[6] = GR[r2]{55:48}; y[6] = GR[r c ]{55:48};
x[7] = GR[r 2]{63:56}; y[7] = GR[r [ ] {63:56};
for (i = 0; i < 8; i++) {
res[i] = (zero_ext(x[i],8) < zero_ext(y[i],8)) ? x[i] : y[i];
}
GR[r_] = concatenate8(res[7], res[6], res[5], res[4],
res[3], res[2], res[1], res[0]);
} else { // two-byte elements
x[0] = GR[r2]{15:0}; y[0] = GR[r_ ] {15:0};
x[1] = GR[r r ] {31:16}; y[1] = GR[r_3]{31:16};
x[2] = GR[ [r2]{47:32}; y[2] = GR[ r m ] 47:32};
x[3] = GR[r2]{63:48}; y[3] = GR[r3]{63:48};
for (i = 0; i < 4; i++) {
res[i] = (sign_ext(x[i],16) < sign_ext(y[i],16)) ? x[i] : y[i];
}
GR[r_] = concatenate4(res[3], res[2], res[1], res[0]);
}
GR[r_1].nat = GR[rr2].nat || GR[r_ ].nat;
}

```

Interruptions: Illegal Operation fault

\section*{pmpy - Parallel Multiply}
\begin{tabular}{llll} 
Format: & \((q p)\) pmpy2.r \(r_{1}=r_{2}, r_{3}\) & right_form & I2 \\
& \((q p)\) pmpy2.I \(r_{1}=r_{2}, r_{3}\) & left_form & 12
\end{tabular}

Description: Two signed 16-bit data elements of \(\mathrm{GR} r_{2}\) are multiplied by the corresponding two signed 16-bit data elements of GR \(r_{3}\) as shown in Figure 2-36. The two 32-bit results are placed in GR \(r_{1}\).

Figure 2-36. Parallel Multiply Operation


Operation:
```

if (PR[qp]) {
check_target_register( (r1);
if (right_form) {
GR[r_1]{31:0} = sign_ext(GR[ r m { 15:0}, 16) *
sign_ext(GR[r, [ ]{15:0}, 16);
GR[r_1]{63:32} = sign_ext(GR[ r2]{47:32}, 16) *
sign_ext(GR[r_] {47:32}, 16);
} else {
// left_form
GR[ r 1]{31:0} = sign_ext (GR[r_2]{31:16}, 16) *
sign_ext(GR[r_]{31:16}, 16);
GR[r_1]{63:32} = sign_ext(GR[ re ] {63:48}, 16) *
sign_ext(GR[r_] {63:48}, 16);
}
GR[r_1].nat = GR[r2].nat || GR[r [ ].nat;
}

```

Interruptions: Illegal Operation fault

\section*{pmpyshr - Parallel Multiply and Shift Right}

Format: \(\quad(q p)\) pmpyshr2 \(r_{1}=r_{2}, r_{3}\), count \(t_{2}\)
signed form
I1
(qp) pmpyshr2.u \(r_{1}=r_{2}, r_{3}\), count \(_{2}\)
unsigned_form
Description: The four 16-bit data elements of GR \(r_{2}\) are multiplied by the corresponding four 16-bit data elements of GR \(r_{3}\) as shown in Figure 2-37. This multiplication can either be signed (pmpyshr2), or unsigned (pmpyshr2.u). Each product is then shifted to the right count \({ }_{2}\) bits, and the least-significant 16-bits of each shifted product form 416 -bit results, which are placed in GR \(r_{1}\). A count \(t_{2}\) of 0 gives the 16 low bits of the results, a count \({ }_{2}\) of 16 gives the 16 high bits of the results. The allowed values for count \({ }_{2}\) are given in Table 2-46.

Table 2-46. Parallel Multiply and Shift Right Shift Options
\begin{tabular}{|c|c|}
\hline count \(_{2}\) & Selected Bit Field from Each 32-bit Product \\
\hline 0 & \(15: 0\) \\
\hline 7 & \(22: 7\) \\
\hline 15 & \(30: 15\) \\
\hline 16 & \(31: 16\) \\
\hline
\end{tabular}

Figure 2-37. Parallel Multiply and Shift Right Operation

```

Operation: if (PR[qp]) {
check_target_register( }\mp@subsup{r}{1}{})\mathrm{ ;
x[0] = GR[r2]{15:0}; y[0] = GR[r_ ] {15:0};
x[1] = GR[r2]{31:16}; y[1] = GR[r3]{31:16};
x[2] = GR[r2]{47:32}; y[2] = GR[r_3]{47:32};
x[3] = GR[r_ ] {63:48}; y[3] = GR[r_ ]{63:48};
for (i = 0; i < 4; i++) {
if (unsigned_form) // unsigned multiplication
temp[i] = zero_ext(x[i], 16) * zero_ext(y[i], 16);
else - - // signed multiplication
temp[i] = sign_ext(x[i], 16) * sign_ext(y[i], 16);
res[i] = temp[i]{(count 2 + 15): count 2};
}
GR[r_] = concatenate4(res[3], res[2], res[1], res[0]);
GR[r [ ].nat = GR[ [r2].nat || GR[r [ ].nat;
}

```

Interruptions: Illegal Operation fault

\section*{popent - Population Count}

Format: \(\quad(q p)\) popent \(r_{1}=r_{3}\)
Description: The number of bits in GR \(r_{3}\) having the value 1 is counted, and the resulting sum is placed in GR \(r_{1}\).

Operation: if (PR[qp]) \{
check_target_register \(\left(r_{1}\right)\);
res = 0;
// Count up all the one bits
for (i = 0; i < 64; i++) \{ res \(+=\operatorname{GR}\left[r_{3}\right]\{i\} ;\)
\}
\(\operatorname{GR}\left[r_{1}\right]=\) res;
GR \(\left[r_{1}\right]\).nat \(=\) GR \(\left[r_{3}\right]\).nat;
\}

Interruptions: Illegal Operation fault

\section*{probe - Probe Access}

Format: \(\quad(q p)\) probe. \(r r_{1}=r_{3}, r_{2}\)
(qp) probe.w \(r_{1}=r_{3}, r_{2}\)
(qp) probe.r \(r_{1}=r_{3}, i m m_{2}\)
(qp) probe.w \(r_{1}=r_{3}, i m m_{2}\)
(qp) probe.r.fault \(r_{3}, i m m_{2}\)
(qp) probe.w.fault \(r_{3}, \mathrm{imm}_{2}\)
(qp) probe.rw.fault \(r_{3}, i m m_{2}\)
\begin{tabular}{rr} 
regular_form, read_form, register_form & M38 \\
regular_form, write_form, register_form & M38 \\
regular_form, read_form, immediate_form & M39 \\
regular_form, write_form, immediate_form & M39 \\
fault_form, read_form, immediate_form & M40 \\
fault_form, write_form, immediate_form & M40 \\
fault_form, read_write_form, immediate_form & M40
\end{tabular}

regular_form, read_form, register_form
    regular_form, read_form, immediate_form M39
    regular_form, write_form, immediate_form M39
    fault_form, read_form, immediate_form M40
    fault_form, write_form, immediate_form M40
fault_form, read_write_form, immediate_form M40

Description: This instruction determines whether read or write access, with a specified privilege level, to a given virtual address is permitted. In the regular_form, \(G R r_{1}\) is set to 1 if the specified access is allowed and to 0 otherwise. In the fault_form, if the specified access is allowed this instruction does nothing; if the specified access is not allowed, a fault is taken.

When PSR.dt is 1 , the DTLB and the VHPT are queried for present translations to determine if access to the virtual address specified by \(\operatorname{GR} r_{3}\) bits \(\{60: 0\}\) and the region register indexed by GR \(r_{3}\) bits \(\{63: 61\}\), is permitted at the privilege level given by either GR \(r_{2}\) bits \(\{1: 0\}\) or \(\mathrm{imm}_{2}\). If PSR.pk is 1 , protection key checks are also performed. The read or write form specifies whether the instruction checks for read or write access, or both.

When PSR.dt is 0, a regular_form probe uses its address operand as a virtual address to query the DTLB only, because the VHPT walker is disabled. If the probed address is found in the DTLB, the regular_form probe returns the appropriate value, if not an Alternate Data TLB fault is raised if psricic is 1 or a Data Nested TLB fault is raised if psr.ic is 0 or in-flight.
When PSR.dt is 0 , a fault_form probe treats its address operand as a physical address, and takes no TLB related faults.

A regular_form probe to an unimplemented virtual address returns 0. A fault_form probe to an unimplemented virtual address (when PSR.dt is 1) or unimplemented physical address (when PSR.dt is 0) takes an Unimplemented Data Address fault.
If this instruction faults, then it will set the non-access bit in the ISR and set the ISR read or write bits depending on the completer. The faults generated by the different forms of the probe instruction are shown in Table 2-47 below:

Table 2-47. Faults for regular_form and fault_form Probe Instructions
\begin{tabular}{|c|l|}
\hline Probe Form Type & \\
\hline regular_form & Register NaT Consumption fault \\
& Virtualization fault \(^{\text {a }}\) \\
& Data Nested TLB fault \\
& Alternate Data TLB fault \\
& VHPT Data fault \\
& Data TLB fault \\
& Data Page Not Present fault \\
& Data NaT Page Consumption fault \\
& Data Key Miss fault \\
\hline fault_form & Register NaT Consumption fault \\
& Unimplemented Data Address fault \\
& Virtualization fault \({ }^{\text {a }}\) \\
& Data Nested TLB fault \\
& Alternate Data TLB fault \\
& VHPT Data fault \\
& Data TLB fault \\
& Data Page Not Present fault \\
& Data NaT Page Consumption fault \\
& Data Key Miss fault \\
& Data Key Permission fault \\
& Data Access Rights fault \\
& Data Dirty Bit fault \\
Data Access Bit fault \\
& Data Debug fault \\
\hline
\end{tabular}
a. This instruction may optionally raise Virtualization faults, see Section 11.7.4.2.8, "Probe Instruction Virtualization" on page 2:344 for details.

This instruction can only probe with equal or lower privilege levels. If the specified privilege level is higher (lower number), then the probe is performed with the current privilege level.
When PSR.vm is 1 , this instruction may optionally raise Virtualization faults, see Section 11.7.4.2.8, "Probe Instruction Virtualization" on page 2:344 for details.
Please refer to the Intel \({ }^{\circledR}\) Itanium \({ }^{\circledR}\) Software Conventions and Runtime
Architecture Guide for usage information of the probe instruction.
```

Operation: if (PR[qp]) {
itype = NON_ACCESS;
itype |= (read_write_form) ? READ|WRITE : ((write_form) ? WRITE : READ);
itype |= (fault_form) ? PROBE_FAULT : PROBE;
itype |= (register_form) ? REGISTER_FORM : IMM_FORM;
if (!fault_form)
check_target_register(r_1);
if (GR[r_ ].nat || (register_form ? GR[r_].nat : 0))
register_nat_consumption_fault(itype);
tmp_pl = (register_form) ? GR[r2]{1:0} : imm
if (tmp_pl < PSR.cpl)
tmp_pl = PSR.cpl;
if (fault_form) {
tlb translate (GR[r_3], 1, itype, tmp pl, \&mattr, \&defer);
} else { // regular_form
if (impl_probe_intercept())
check_probe_virtualization_fault(itype, tmp_pl);
GR[r_1] = tlb_grant_permission(GR[r_3], itype, tmp_pl);
GR[r_1].nat = 0;
}
}

```

Interruptions: Illegal Operation fault Register NaT Consumption fault Unimplemented Data Address fault Virtualization fault
Data Nested TLB fault
Alternate Data TLB fault
VHPT Data fault
Data TLB fault

Data Page Not Present fault Data NaT Page Consumption fault Data Key Miss fault Data Key Permission fault Data Access Rights fault
Data Dirty Bit fault
Data Access Bit fault
Data Debug fault

\section*{psad - Parallel Sum of Absolute Difference}

Format: \(\quad(q p)\) psad1 \(r_{1}=r_{2}, r_{3}\)
Description: The unsigned 8-bit elements of GR \(r_{2}\) are subtracted from the unsigned 8-bit elements of GR \(r_{3}\). The absolute value of each difference is accumulated across the elements and placed in GR \(r_{1}\).

Figure 2-38. Parallel Sum of Absolute Difference Example

```

Operation: if (PR[qp]) {
check_target_register( (r1);
x[0] = GR[r2]{7:0}; y[0] = GR[r_ ] {7:0};
x[1] = GR[ re ]{15:8}; y[1] = GR[r_]{15:8};
x[2] = GR[r_ ] {23:16}; y[2] = GR[r_ ]{23:16};
x[3] = GR[r2]{31:24}; y[3] = GR[r3]{31:24};
x[4] = GR[r_2]{39:32}; y[4] = GR[r_3]{39:32};
x[5] = GR[r2]{47:40}; y[5] = GR[r m {47:40};
x[6] = GR[r2]{55:48}; y[6] = GR[r_3]{55:48};
x[7] = GR[r_ ] {63:56}; y[7] = GR[r_3]{63:56};
GR[r_] = 0;
for (i = 0; i < 8; i++) {
temp[i] = zero_ext(x[i], 8) - zero_ext(y[i], 8);
if (temp[i] < 0)
temp[i] = -temp[i];
GR[r [ ] += temp[i];
}
GR[r_1].nat = GR[r_ ].nat || GR[r [ ].nat;
}

```

Interruptions: Illegal Operation fault

\section*{pshl - Parallel Shift Left}

Format: \(\quad(q p)\) pshl2 \(r_{1}=r_{2}, r_{3}\)
two_byte_form, variable_form 17 two_byte_form, fixed_form 18
four_byte_form, variable_form 17 four_byte_form, fixed_form 18

Description: The data elements of GR \(r_{2}\) are each independently shifted to the left by the scalar shift count in GR \(r_{3}\), or in the immediate field count \({ }_{5}\). The low-order bits of each element are filled with zeros. The shift count is interpreted as unsigned. Shift counts greater than 15 (for 16 -bit quantities) or 31 (for 32 -bit quantities) yield all zero results. The results are placed in GR \(r_{1}\).

Figure 2-39. Parallel Shift Left Examples


Operation:
```

if (PR[qp]) {
check_target_register( (r) ;
shift_count = (variable_form ? GR[r3] : count5);
tmp_nat = (variable_form ? GR[r_].nat : 0);
if (two_byte_form) { // two_byte_form
if (shift_count u> 16)
shift_count = 16;
GR[r_1]{15:0} = GR[r_2]{15:0} << shift_count;
GR[r}\mp@subsup{r}{1}{}]{31:16}=\operatorname{GR[r}\mp@subsup{r}{2}{}]{31:16}<< shift_count
GR[\mp@subsup{r}{1}{}]{47:32} = GR[ [r2]{47:32} << shift_count;
GR[\mp@subsup{r}{1}{}]{63:48} = GR[ [r2]{63:48} << shift_count;
} else { // four_byte_form
if (shift_count u> 32)
shift_count = 32;
GR[r_1]{31:0} = GR[r_2]{31:0} << shift_count;
GR[\mp@subsup{r}{1}{}]{63:32}=\operatorname{GR[r}\mp@code{2}]{63:32} << shift_count;
}
GR[r_].nat = GR[r_ ].nat || tmp_nat;
}

```

Interruptions: Illegal Operation fault

\section*{pshladd - Parallel Shift Left and Add}

Format: \(\quad(q p)\) pshladd2 \(r_{1}=r_{2}\), count \(_{2}, r_{3}\)
Description: The four signed 16-bit data elements of \(\mathrm{GR} r_{2}\) are each independently shifted to the left by count \({ }_{2}\) bits (shifting zeros into the low-order bits), and added to the four signed 16-bit data elements of \(\mathrm{GR} r_{3}\). Both the left shift and the add operations are saturating: if the result of either the shift or the add is not representable as a signed 16-bit value, the final result is saturated. The four signed 16 -bit results are placed in GR \(r_{1}\). The first operand can be shifted by 1,2 or 3 bits.
```

Operation: if (PR[qp]) {
check_target_register(r_);

```

```

    x[1] = GR[r2]{31:16}; y[1] = GR[r c ]{31:16};
    x[2] = GR[r2]{47:32}; y[2] = GR[ r m { {47:32};
    x[3] = GR[r2]{63:48}; y[3] = GR[r [ ] {63:48};
    max = sign_ext(0x7fff, 16);
    min = sign_ext(0x8000, 16);
    for (i = 0; i < 4; i++) {
        temp[i] = sign_ext(x[i], 16) << count }\mp@subsup{\mp@code{F}}{2}{
        if (temp[i] > max)
            res[i] = max;
        else if (temp[i] < min)
            res[i] = min;
        else {
            res[i] = temp[i] + sign_ext(y[i], 16);
            if (res[i] > max)
                res[i] = max;
            if (res[i] < min)
                res[i] = min;
        }
    }
    GR[r_] = concatenate4(res[3], res[2], res[1], res[0]);
    GR[r_].nat = GR[r2].nat || GR[r_ ].nat;
    }

```

Interruptions: Illegal Operation fault

\section*{pshr - Parallel Shift Right}

Format: \(\quad(q p)\) pshr2 \(r_{1}=r_{3}, r_{2}\)
(qp) pshr2 \(r_{1}=r_{3}\), count \(_{5}\)
(qp) pshr2.u \(r_{1}=r_{3}, r_{2}\)
(qp) pshr2.u \(r_{1}=r_{3}\), count \(_{5}\)
\((q p)\) pshr4 \(r_{1}=r_{3}, r_{2}\)
(qp) pshr4 \(r_{1}=r_{3}\), count \(_{5}\)
(qp) pshr4.u \(r_{1}=r_{3}, r_{2}\)
(qp) pshr4.u \(r_{1}=r_{3}\), count \(_{5}\)
\begin{tabular}{rr} 
signed_form, two_byte_form, variable_form & I5 \\
signed_form, two_byte_form, fixed_form & I6 \\
unsigned_form, two_byte_form, variable_form & 15 \\
unsigned_form, two_byte_form, fixed_form & 16 \\
signed_form, four_byte_form, variable_form & 15 \\
signed_form, four_byte_form, fixed_form & 16 \\
unsigned_form, four_byte_form, variable_form & 15 \\
unsigned_form, four_byte_form, fixed_form & I6
\end{tabular}
unsigned_form, two_byte_form, variable_form 15
    unsigned_form, two_byte_form, fixed_form I6
    signed_form, four_byte_form, variable_form 15
        signed_form, four_byte_form, fixed_form I6
unsigned_form, four_byte_form, variable_form15

Description: The data elements of \(\mathrm{GR} r_{3}\) are each independently shifted to the right by the scalar shift count in GR \(r_{2}\), or in the immediate field count \({ }_{5}\). The high-order bits of each element are filled with either the initial value of the sign bits of the data elements in GR \(r_{3}\) (arithmetic shift) or zeros (logical shift). The shift count is interpreted as unsigned. Shift counts greater than 15 (for 16 -bit quantities) or 31 (for 32 -bit quantities) yield all zero or all one results depending on the initial values of the sign bits of the data elements in GR \(r_{3}\) and whether a signed or unsigned shift is done. The results are placed in GR \(r_{1}\).
```

Operation: if (PR[qp]) {
check_target_register( (r1);
shift_count = (variable_form ? GR[r r ] : count5);
tmp_nat = (variable_form ? GR[r_].nat : 0);
if (two_byte_form) { // two_byte_form
if (shift_count u> 16)
shift_count = 16;
if (unsigned_form) { // unsigned shift
GR[\mp@subsup{r}{1}{}]{15:0} = shift_right_unsigned(zero_ext(GR[r_]{15:0}, 16),
shift_count);
GR[r_1]{31:16} = shift_right_unsigned(zero_ext(GR[r_]{31:16}, 16),
shift count);
GR[r_1]{47:32} = shift_right_unsigned(zero_ext (GR[r [ ] {47:32}, 16),
shift_count);
GR[r_1]{63:48} = shift_right_unsigned(zero_ext(GR[r3]{63:48}, 16),
shift count);
} else { // signed shift
GR[r_] {15:0} = shift_right_signed(sign_ext(GR[r_] {15:0}, 16),
shift_count);
GR[r_1]{31:16} = shift_right_signed(sign_ext(GR[r_]{31:16}, 16),
shift_count);
GR[r_1]{47:32} = shift_right_signed(sign_ext(GR[r_] {47:32}, 16),
shift_count);
GR[r_] { 63:48} = shift_right_signed(sign_ext(GR[r_] {63:48}, 16),
shift_count);
}
} else { // four_byte_form
if (shift_count > 32)
shift_count = 32;
if (unsigned_form) { // unsigned shift
GR[\mp@subsup{r}{1}{}]{31:0} = shift_right_unsigned(zero_ext(GR[r_3]{31:0}, 32),
shift_count);
GR[r_1]{63:32} = shift_right_unsigned(zero_ext (GR[r_3]{63:32}, 32),
shift_count);
} else { // signed shift
GR[r_1]{31:0} = shift_right_signed(sign_ext(GR[r_] {31:0}, 32),
shift count);
GR[r_1]{63:32} = shift_right_signed(sign_ext(GR[ (r ] ]{63:32}, 32),
shift_count);
}
}
GR[rr_].nat = GR[rr].nat || tmp_nat;
}

```

Interruptions: Illegal Operation fault

\section*{pshradd - Parallel Shift Right and Add}
```

Format: (qp) pshradd2 }\mp@subsup{r}{1}{}=\mp@subsup{r}{2}{},\mp@subsup{\mathrm{ count }}{2}{},\mp@subsup{r}{3}{
Description: The four signed 16-bit data elements of GR $r_{2}$ are each independently shifted to the right by count $t_{2}$ bits, and added to the four signed 16-bit data elements of GR $r_{3}$. The right shift operation fills the high-order bits of each element with the initial value of the sign bits of the data elements in GR $r_{2}$. The add operation is performed with signed saturation. The four signed 16 -bit results of the add are placed in GR $r_{1}$. The first operand can be shifted by 1, 2 or 3 bits.

```
```

Operation: if (PR[qp]) {

```
Operation: if (PR[qp]) {
    check_target_register(r_1);
    check_target_register(r_1);
    x[0] = GR[ r m ]{15:0}; y[0] = GR[ r m ] {15:0};
    x[0] = GR[ r m ]{15:0}; y[0] = GR[ r m ] {15:0};
    x[1] = GR[ r m ]{31:16}; y[1] = GR[r_3]{31:16};
    x[1] = GR[ r m ]{31:16}; y[1] = GR[r_3]{31:16};
    x[2] = GR[rr2]{47:32}; y[2] = GR[ res]{47:32};
    x[2] = GR[rr2]{47:32}; y[2] = GR[ res]{47:32};
    x[3] = GR[r_ ] {63:48}; y[3] = GR[r_ ] {63:48};
    x[3] = GR[r_ ] {63:48}; y[3] = GR[r_ ] {63:48};
    max = sign_ext(0x7fff, 16);
    max = sign_ext(0x7fff, 16);
    min = sign_ext(0x8000, 16);
    min = sign_ext(0x8000, 16);
    for (i = 0; i < 4; i++) {
    for (i = 0; i < 4; i++) {
        temp[i] = shift_right_signed(sign_ext(x[i], 16), count 2);
        temp[i] = shift_right_signed(sign_ext(x[i], 16), count 2);
        res[i] = temp[i] + sign_ext(y[i], 16);
        res[i] = temp[i] + sign_ext(y[i], 16);
        if (res[i] > max)
        if (res[i] > max)
            res[i] = max;
            res[i] = max;
        if (res[i] < min)
        if (res[i] < min)
            res[i] = min;
            res[i] = min;
    }
    }
    GR[r_] = concatenate4(res[3], res[2], res[1], res[0]);
    GR[r_] = concatenate4(res[3], res[2], res[1], res[0]);
    GR[r1].nat = GR[r_].nat || GR[r_].nat;
    GR[r1].nat = GR[r_].nat || GR[r_].nat;
}
```

}

```

Interruptions: Illegal Operation fault

\section*{psub - Parallel Subtract}

Format: \(\quad(q p)\) psub1 \(r_{1}=r_{2}, r_{3}\)
(qp) psub1.sss \(r_{1}=r_{2}, r_{3}\)
(qp) psub1.uus \(r_{1}=r_{2}, r_{3}\)
(qp) psub1.uuu \(r_{1}=r_{2}, r_{3}\)
(qp) psub2 \(r_{1}=r_{2}, r_{3}\)
(qp) psub2.sss \(r_{1}=r_{2}, r_{3}\)
(qp) psub2.uus \(r_{1}=r_{2}, r_{3}\)
(qp) psub2.uuu \(r_{1}=r_{2}, r_{3}\)
(qp) psub4 \(r_{1}=r_{2}, r_{3}\)
one_byte_form, modulo_form A9 one_byte_form, sss_saturation_form A9 one_byte_form, uus_saturation_form A9 one_byte_form, uuu_saturation_form A9 two_byte_form, modulo_form A9 two_byte_form, sss_saturation_form A9 two_byte_form, uus_saturation_form A9 two_byte_form, uuu_saturation_form A9 four_byte_form, modulo_form A9

Description: The sets of elements from the two source operands are subtracted, and the results placed in GR \(r_{1}\).
If the difference between two elements cannot be represented in the result element and a saturation completer is specified, then saturation clipping is performed. The saturation can either be signed or unsigned, as given in Table 2-48. If the difference of two elements is larger than the upper limit value, the result is the upper limit value. If it is smaller than the lower limit value, the result is the lower limit value. The saturation limits are given in Table 2-49.

Table 2-48. Parallel Subtract Saturation Completers
\begin{tabular}{|c|c|c|c|}
\hline Completer & Result \(r_{1}\) treated as & Source \(r_{2}\) treated as & Source \(r_{3}\) treated as \\
\hline sss & signed & signed & signed \\
\hline uus & unsigned & unsigned & signed \\
\hline uuu & unsigned & unsigned & unsigned \\
\hline
\end{tabular}

Table 2-49. Parallel Subtract Saturation Limits
\begin{tabular}{|c|c|c|c|c|c|}
\hline \multirow{2}{*}{ Size } & \multirow{2}{*}{ Element Width } & \multicolumn{2}{|c|}{ Result \(r_{1}\) Signed } & \multicolumn{2}{c|}{ Result \(r_{1}\) Unsigned } \\
\cline { 3 - 6 } & & Upper Limit & Lower Limit & Upper Limit & Lower Limit \\
\hline 1 & 8 bit & \(0 \times 7 \mathrm{f}\) & \(0 \times 80\) & \(0 \times f f\) & \(0 \times 00\) \\
\hline 2 & 16 bit & \(0 \times 7\) ff & \(0 \times 8000\) & \(0 x f f f\) & \(0 \times 0000\) \\
\hline
\end{tabular}

Figure 2-40. Parallel Subtract Examples


Operation: if (PR[qp]) \{
    check_target_register \(\left(r_{1}\right)\);
    if (one_byte_form) \{ // one-byte elements
    \(x[0]=\operatorname{GR}\left[r_{2}\right]\{7: 0\} ; \quad y[0]=\operatorname{GR}\left[r_{3}\right]\{7: 0\} ;\)
    \(\mathrm{x}[1]=\operatorname{GR}\left[r_{2}\right]\{15: 8\} ; \quad \mathrm{y}[1]=\operatorname{GR}\left[r_{3}\right]\{15: 8\}\);
    \(\mathrm{x}[2]=\operatorname{GR}\left[r_{2}\right]\{23: 16\} ; \quad \mathrm{y}[2]=\operatorname{GR}\left[r_{3}\right]\{23: 16\} ;\)
    \(\mathrm{x}[3]=\operatorname{GR}\left[r_{2}\right]\{31: 24\} ; \quad y[3]=\operatorname{GR}\left[r_{3}\right]\{31: 24\} ;\)
    \(\mathrm{x}[4]=\operatorname{GR}\left[r_{2}\right]\{39: 32\} ; \quad y[4]=\operatorname{GR}\left[r_{3}\right]\{39: 32\} ;\)
    \(\mathrm{x}[5]=\operatorname{GR}\left[r_{2}\right]\{47: 40\} ; \quad \mathrm{y}[5]=\operatorname{GR}\left[r_{3}\right]\{47: 40\}\);
    \(\mathrm{x}[6]=\operatorname{GR}\left[r_{2}\right]\{55: 48\} ; \quad \mathrm{y}[6]=\operatorname{GR}\left[r_{3}\right]\{55: 48\} ;\)
    \(x[7]=\operatorname{GR}\left[r_{2}\right]\{63: 56\} ; \quad y[7]=\operatorname{GR}\left[r_{3}\right]\{63: 56\} ;\)
    if (sss_saturation_form) \{ // sss_saturation_form
        max \(=\) sign_ext(0x7f, 8);
        min \(=\) sign_ext (0x80, 8);
        for (i = 0; i < 8; i++) \{
            temp[i] = sign ext(x[i], 8) - sign ext(y[i], 8);
        \}
    \} else if (uus_saturation_form) \{ // uus_saturation_form
        max \(=0 x f f ;\)
        \(\min =0 x 00\);
        for ( \(i=0\); \(i<8\); \(i++\) ) \(\{\)
            temp[i] = zero_ext(x[i], 8) - sign_ext(y[i], 8);
        \}
    \} else if (uuu_saturation_form) \{ // uuu_saturation_form
        \(\max =0 x f f\);
        min \(=0 \times 00\);
        for (i = 0; i < 8; i++) \{
            temp[i] = zero_ext(x[i], 8) - zero_ext(y[i], 8);
        \}
    \} else \{ // modulo_form
        for (i = 0; i < 8; i++) \{
            temp[i] = zero_ext(x[i], 8) - zero_ext(y[i], 8);
        \}
    \}
    if (sss_saturation_form || uus_saturation_form ||
        uuu_saturation_form) \{
        for (i = 0; i < 8; i++) \{
            if (temp [i] > max)
                temp[i] = max;
            if (temp [i] < min)
                temp [i] \(=\min\);
        \}
    \}
    \(\operatorname{GR}\left[r_{1}\right]=\) concatenate8 (temp [7], temp [6], temp [5], temp [4],
                temp[3], temp[2], temp[1], temp[0]);
\} else if (two_byte_form) \{
                            // two-byte elements
    \(x[0]=\operatorname{GR}\left[r_{2}\right]\{15: 0\} ; \quad y[0]=\operatorname{GR}\left[r_{3}\right]\{15: 0\} ;\)
    \(\mathrm{x}[1]=\operatorname{GR}\left[r_{2}\right]\{31: 16\} ; \quad \mathrm{y}[1]=\operatorname{GR}\left[r_{3}\right]\{31: 16\} ;\)
    \(\mathrm{x}[2]=\operatorname{GR}\left[r_{2}\right]\{47: 32\} ; \quad \mathrm{y}[2]=\operatorname{GR}\left[r_{3}\right]\{47: 32\}\);
    \(x[3]=\operatorname{GR}\left[r_{2}\right]\{63: 48\} ; \quad y[3]=\operatorname{GR}\left[r_{3}\right]\{63: 48\} ;\)
    if (sss_saturation_form) \{ // sss_saturation_form
```

                    max = sign ext(0x7fff, 16);
                    min = sign_ext(0x8000, 16);
                    for (i = 0; i < 4; i++) {
                        temp[i] = sign_ext(x[i], 16) - sign_ext(y[i], 16);
                }
        } else if (uus_saturation_form) { // uus_saturation_form
            max = 0xffff;
            min = 0x0000;
            for (i = 0; i < 4; i++) {
                    temp[i] = zero_ext(x[i], 16) - sign_ext(y[i], 16);
                }
        } else if (uuu_saturation_form) { // uuu_saturation_form
            max = 0xffff;
            min = 0x0000;
            for (i = 0; i < 4; i++) {
            temp[i] = zero_ext(x[i], 16) - zero_ext(y[i], 16);
                }
        } else { // modulo_form
            for (i = 0; i < 4; i++) {
            temp[i] = zero_ext(x[i], 16) - zero_ext(y[i], 16);
                }
    }
        if (sss_saturation_form || uus_saturation_form ||
            uuu_saturation_form) {
            for (i = 0; i < 4; i++) {
            if (temp[i] > max)
                temp[i] = max;
            if (temp[i] < min)
                temp[i] = min;
            }
        }
        GR[r_] = concatenate4 (temp[3], temp[2], temp[1], temp[0]);
        } else { // four-byte elements
            x[0] = GR[r_ ]{31:0}; y[0] = GR[r m]{31:0};
            x[1] = GR[rr2]{63:32}; y[1] = GR[r_3]{63:32};
    for (i = 0; i < 2; i++) { // modulo_form
            temp[i] = zero_ext(x[i], 32) - zero_ext(y[i], 32);
    }
        GR[r_] = concatenate2(temp[1], temp[0]);
    }
    GR[r_].nat = GR[r_ ].nat || GR[r_ ].nat;
    }

```

Interruptions: Illegal Operation fault

\section*{ptc.e - Purge Translation Cache Entry}

Format: \(\quad(q p)\) ptc.e \(r_{3} \quad \mathrm{M} 47\)
Description: One or more translation entries are purged from the local processor's instruction and data translation cache. Translation Registers and the VHPT are not modified.
The number of translation cache entries purged is implementation specific. Some implementations may purge all levels of the translation cache hierarchy with one iteration of PTC.e, while other implementations may require several iterations to flush all levels, sets and associativities of both instruction and data translation caches. GR \(r_{3}\) specifies an implementation-specific parameter associated with each iteration.

The following loop is defined to flush the entire translation cache for all processor models. Software can acquire parameters through a processor dependent layer that is accessed through a procedural interface. The selected region registers must remain unchanged during the loop.
```

disable_interrupts();
addr = base;
for (i = 0; i < count1; i++) {
for (j = 0; j < count2; j++) {
ptc.e(addr);
addr += stride2;
}
addr += stride1;
}
enable_interrupts();

```

This instruction can only be executed at the most privileged level, and when PSR.vm is 0.
```

Operation: if (PR[qp]) {
if (PSR.cpl != 0)
privileged_operation_fault(0);
if (GR[r_].nat)
register_nat_consumption_fault(0);
if (PSR.vm == 1)
virtualization_fault();
tlb_purge_translation_cache(GR[ [ }\mp@subsup{r}{3}{}])\mathrm{ ;
}

```

Interruptions: Privileged Operation fault Virtualization fault Register NaT Consumption fault

Serialization: Software must issue a data serialization operation to ensure the purge is complete before issuing a data access or non-access reference dependent upon the purge. Software must issue instruction serialize operation before fetching an instruction dependent upon the purge.

\section*{ptc.g, ptc.ga - Purge Global Translation Cache}

\author{
Format: \(\quad(q p)\) ptc.g \(r_{3}, r_{2}\)
}
global_form M45
(qp) ptc.ga \(r_{3}, r_{2} \quad\) global_alat_form M45

Description: The instruction and data translation cache for each processor in the local TLB coherence domain are searched for all entries whose virtual address and page size partially or completely overlap the specified purge virtual address and purge address range. These entries are removed.

The purge virtual address is specified by \(\operatorname{GR} r_{3}\) bits \(\{60: 0\}\) and the purge region identifier is selected by GR \(r_{3}\) bits \(\{63: 61\}\). GR \(r_{2}\) specifies the address range of the purge as \(1 \ll \operatorname{GR}\left[r_{2}\right]\{7: 2\}\) bytes in size. See Section 4.1.1.7, "Page Sizes" on page 2:57 for details on supported page sizes for TLB purges.
Based on the processor model, the translation cache may be also purged of more translations than specified by the purge parameters up to and including removal of all entries within the translation cache.
ptc.g has release semantics and is guaranteed to be made visible after all previous data memory accesses are made visible. Serialization is still required to observe the side-effects of a translation being removed. If it is desired that the ptc.g become visible before any subsequent data memory accesses are made visible, a memory fence instruction (mf) should be executed immediately following the ptc.g.
ptc.g must be the last instruction in an instruction group; otherwise, its behavior (including its ordering semantics) is undefined.

The behavior of the ptc.ga instruction is similar to ptc.g. In addition to the behavior specified for ptc.g the ptc.ga instruction encodes an extra bit of information in the broadcast transaction. This information specifies the purge is due to a page remapping as opposed to a protection change or page tear down. The remote processors within the coherence domain will then take what ever additional action is necessary to make their ALAT consistent. Matching entries in the local ALAT are optionally invalidated; software must perform a local ALAT invalidation via the invala instruction on the processor issuing the ptc.ga to ensure the local ALAT is coherent.
This instruction can only be executed at the most privileged level, and when PSR.vm is 0.

Unless specifically supported by the processors and platform, only one global purge transaction may be issued at a time by all processors, the operation is undefined otherwise. Software is responsible for enforcing this restriction. Implementations may optionally support multiple concurrent global purge transactions. The firmware returns if implementations support this optional behavior. It also returns the maximum number of simultaneous outstanding purges allowed.

Propagation of ptc.g between multiple local TLB coherence domains is platform dependent, and must be handled by software. It is expected that the local TLB coherence domain covers at least the processors on the same local bus.
```

Operation: if (PR[qp]) {
if (!followed_by_stop())
undefined_behavior();
if (PSR.cpl != 0)
privileged_operation_fault(0);
if (GR[r_].nat || GR[r [ ].nat)
register_nat_consumption_fault(0);
if (unimplemented_virtual_address(GR[r_3], PSR.vm))
unimplemented_data_address_fault(0);
if (PSR.vm == 1)
virtualization_fault();
tmp_rid = RR[GR[r_] {63:61}].rid;
tmp_va = GR[r_3]{60:0};
tmp_size = GR[r_2]{7:2};
tmp_va = align_to_size_boundary(tmp_va, tmp_size);
tlb_must_purge_dtc_entries(tmp_rid, tmp_va, tmp_size);
tlb_must_purge_itc_entries(tmp_rid, tmp_va, tmp_size);
if (global_alat_form) tmp_ptc_type = GLOBAL_ALAT_FORM;
else tmp_ptc_type = GLOBAL_FORM;
tlb_broadcast_purge(tmp_rid, tmp_va, tmp_size, tmp_ptc_type);
}

```

Interruptions: Machine Check abort Unimplemented Data Address fault Privileged Operation fault Register NaT Consumption fault

Serialization: The broadcast purge TC is not synchronized with the instruction stream on a remote processor. Software cannot depend on any such synchronization with the instruction stream. Hardware on the remote machine cannot reload an instruction from memory or cache after acknowledging a broadcast purge TC without first retranslating the I-side access in the TLB. Hardware may continue to use a valid private copy of the instruction stream data (possibly in an I-buffer) obtained prior to acknowledging a broadcast purge TC to a page containing the i-stream data. Hardware must retranslate access to an instruction page upon an interruption or any explicit or implicit instruction serialization event (e.g., srlz.i, rfi).

Software must issue the appropriate data and/or instruction serialization operation to ensure the purge is completed before a local data access, non-access reference, or local instruction fetch access dependent upon the purge.

\section*{ptc.I - Purge Local Translation Cache}
Format: \(\quad(q p)\) ptc.l \(r_{3}, r_{2}\)

Description: The instruction and data translation cache of the local processor is searched for all entries whose virtual address and page size partially or completely overlap the specified purge virtual address and purge address range. All these entries are removed.
The purge virtual address is specified by \(\operatorname{GR} r_{3}\) bits \(\{60: 0\}\) and the purge region identifier is selected by GR \(r_{3}\) bits \(\{63: 61\}\). GR \(r_{2}\) specifies the address range of the purge as \(1 \ll \operatorname{GR}\left[r_{2}\right]\{7: 2\}\) bytes in size. See Section 4.1.1.7, "Page Sizes" on page 2:57 for details on supported page sizes for TLB purges.

The processor ensures that all entries matching the purging parameters are removed. However, based on the processor model, the translation cache may be also purged of more translations than specified by the purge parameters up to and including removal of all entries within the translation cache.

This instruction can only be executed at the most privileged level, and when PSR.vm is 0.

This is a local operation, no purge broadcast to other processors occurs in a multiprocessor system. This instruction ensures that all prior stores are made locally visible before the actual purge operation is performed.
```

Operation: if (PR[qp]) {
if (PSR.cpl != 0)
privileged_operation_fault(0);
if (GR[r_3].nat || GR[r_2].nat)
register_nat_consumption_fault(0);
if (unimplemented_virtual_address(GR[r_3], PSR.vm))
unimplemented_data_address_fault(0);
if (PSR.vm == 1)
virtualization_fault();
tmp_rid = RR[GR[r_3]{63:61}].rid;
tmp_va = GR[r_ ] {60:0};
tmp_size = GR[r_ ] {7:2};
tmp_va = align_to_size_boundary(tmp_va, tmp_size);
tlb_must_purge_dtc_entries(tmp_rid, tmp_va, tmp_size);
tlb_must_purge_itc_entries(tmp_rid, tmp_va, tmp_size);
}

```

Interruptions: Machine Check abort Unimplemented Data Address fault Privileged Operation fault Register NaT Consumption fault

Virtualization fault

Serialization: Software must issue the appropriate data and/or instruction serialization operation to ensure the purge is completed before a data access, non-access reference, or instruction fetch access dependent upon the purge.

\section*{ptr - Purge Translation Register}
\begin{tabular}{llll} 
Format: & \((q p)\) ptr.d & \(r_{3}, r_{2}\) & \begin{tabular}{c} 
data_form
\end{tabular} \\
& \((q p)\) M45 \\
& ptri & \(r_{3}, r_{2}\) & instruction_form
\end{tabular} M45

Description: In the data form of this instruction, the data translation registers and caches are searched for all entries whose virtual address and page size partially or completely overlap the specified purge virtual address and purge address range. All these entries are removed. Entries in the instruction translation registers are unaffected by the data form of the purge.

In the instruction form, the instruction translation registers and caches are searched for all entries whose virtual address and page size partially or completely overlap the specified purge virtual address and purge address range. All these entries are removed. Entries in the data translation registers are unaffected by the instruction form of the purge.

In addition, in both forms, the instruction and data translation cache may be purged of more translations than specified by the purge parameters up to and including removal of all entries within the translation cache.

The purge virtual address is specified by GR \(r_{3}\) bits \(\{60: 0\}\) and the purge region identifier is selected by \(\mathrm{GR} r_{3}\) bits \{63:61\}. GR \(r_{2}\) specifies the address range of the purge as \(1 \ll \mathrm{GR}\left[r_{2}\right]\{7: 2\}\) bytes in size. See Section 4.1.1.7, "Page Sizes" on page 2:57 for details on supported page sizes for TLB purges.

This instruction can only be executed at the most privileged level, and when PSR.vm is 0.

This is a local operation, no purge broadcast to other processors occurs in a multiprocessor system.

As described in Section 4.1.1.2, "Translation Cache (TC)" on page 2:49, the processor may use the translation caches to cache virtual address mappings held by translation registers. The ptr.i and ptr. d instructions purge the processor's translation registers as well as cached translation register copies that may be contained in the respective translation caches.

Operation: if (PR[qp]) \{
        if (PSR.cpl != 0)
        privileged_operation_fault(0);
    if (GR[ \(r_{3}\) ].nat || GR[ \(r_{2}\) ].nat)
    register nat consumption fault(0);
    if (unimplementē __virtual_address (GR \(\left.\left[r_{3}\right], \mathrm{PSR} . \mathrm{vm}\right)\) )
        unimplemented_data_address_fault (0);
    if (PSR.vm == 1)
        virtualization_fault();
    tmp_rid \(=\operatorname{RR}\left[\operatorname{GR}\left[r_{3}\right]\{63: 61\}\right] . r i d ;\)
    tmp_va \(=\operatorname{GR}\left[r_{3}\right]\{60: 0\}\);
    tmp_size \(=\operatorname{GR}\left[r_{2}\right]\{7: 2\}\);
    tmp_va = align_to_size_boundary(tmp_va, tmp_size);
    if (data_form) \{
        tlb_must_purge_dtr_entries(tmp_rid, tmp_va, tmp_size);
        tlb_must_purge_dtc_entries(tmp_rid, tmp_va, tmp_size);
        tlb_may_purge_itc_entries(tmp_rid, tmp_va, tmp_size);
    \} else \{ // instruction_form
            tlb_must_purge_itr_entries(tmp_rid, tmp_va, tmp_size);
            tlb_must_purge_itc_entries(tmp_rid, tmp_va, tmp_size);
            tlb_may_purge_dtc_ēntries(tmp_rid, tmp_va, tmp_size);
    \}
\}

Interruptions: Privileged Operation fault Unimplemented Data Address fault Register NaT Consumption fault Virtualization fault

Serialization: For the data form, software must issue a data serialization operation to ensure the purge is completed before issuing an instruction dependent upon the purge. For the instruction form, software must issue an instruction serialization operation to ensure the purge is completed before fetching an instruction dependent on that purge.

\section*{rfi - Return From Interruption}

Description: The machine context prior to an interruption is restored. PSR is restored from IPSR, IPSR is unmodified, and IP is restored from IIP. Execution continues at the bundle address loaded into the IP, and the instruction slot loaded into PSR.ri.

This instruction must be immediately followed by a stop; otherwise, operation is undefined. This instruction switches to the register bank specified by IPSR.bn. Instructions in the same instruction group that access GR16 to GR31 reference the previous register bank. Subsequent instruction groups reference the new register bank.

This instruction performs instruction serialization, which ensures:
- prior modifications to processor register resources that affect fetching of subsequent instruction groups are observed.
- prior modifications to processor register resources that affect subsequent execution or data memory accesses are observed.
- prior memory synchronization (sync.i) operations have taken effect on the local processor instruction cache.
- subsequent instruction group fetches (including the target instruction group) are re-initiated after rfi completes.

The rfi instruction must be in an instruction group after the instruction group containing the operation that is to be serialized.

This instruction can only be executed at the most privileged level, and when PSR.vm is 0 . This instruction can not be predicated.

Execution of this instruction is undefined if PSR.ic or PSR.i are 1. Software must ensure that an interruption cannot occur that could modify IIP, IPSR, or IFS between when they are written and the subsequent rfi.

Execution of this instruction is undefined if IPSR.ic is 0 and the current register stack frame is incomplete.

This instruction does not take Lower Privilege Transfer, Taken Branch or Single Step traps.

If this instruction sets PSR.ri to 2 and the target is an MLX bundle, then an Illegal Operation fault will be taken on the target bundle.
If IPSR.is is 1 , control is resumed in the IA-32 instruction set at the virtual linear address specified by IIP\{31:0\}. PSR.di does not inhibit instruction set transitions for this instruction. If PSR.dfh is 1 after rfi completes execution, a Disabled FP Register fault is raised on the target IA-32 instruction.

If IPSR.is is 1 and an Unimplemented Instruction Address trap is taken, IIP will contain the original 64-bit target IP. (The value will not have been zero extended from 32 bits.)
When entering the IA-32 instruction set, the size of the current stack frame is set to zero, and all stacked general registers are left in an undefined state. Software can not rely on the value of these registers across an instruction set transition. Software must ensure that BSPSTORE==BSP on entry to the IA-32 instruction set, otherwise undefined behavior may result.

If IPSR.is is 1 , software must set other IPSR fields properly for IA-32 instruction set execution; otherwise processor operation is undefined. See Table 3-2, "Processor Status Register Fields" on page 2:24 for details.

Software must issue a mf instruction before this instruction if memory ordering is required between IA-32 processor-consistent and Itanium unordered memory references. The processor does not ensure Itanium-instruction-set-generated writes into the instruction stream are seen by subsequent IA-32 instructions.
Software must ensure the code segment descriptor and selector are loaded before issuing this instruction. If the target EIP value exceeds the code segment limit or has a code segment privilege violation, an IA_32_Exception(GPFault) exception is raised on the target IA- 32 instruction. For entry into 16 -bit IA- 32 code, if IIP is not within 64 K -bytes of CSD.base a GPFault is raised on the target instruction.
EFLAG.rf and PSR.id are unmodified until the successful completion of the target IA-32 instruction. PSR.da, PSR.dd, PSR.ia and PSR.ed are cleared to zero before the target IA-32 instruction begins execution.

IA-32 instruction set execution leaves the contents of the ALAT undefined. Software can not rely on ALAT state across an instruction set transition. On entry to IA-32 code, existing entries in the ALAT are ignored.
```

Operation: if (!followed_by_stop())
undefined_behavior();
unimplemented_address = 0;
if (PSR.cpl != 0)
privileged_operation_fault(0);
if (PSR.vm == 1)
virtualization_fault();
taken_rfi = 1;
PSR = CR[IPSR];
if (CR[IPSR].is == 1) { //resume IA-32 instruction set
if (CR[IPSR].ic == 0 || CR[IPSR].dt == 0 ||
CR[IPSR].mc == 1 || CR[IPSR].it == 0)
undefined_behavior();
tmp_IP = CR[IIP];
if (!impl_uia_fault_supported() \&\&
((CR[IPSR].it \&\& unimplemented_virtual_address(tmp_IP, IPSR.vm))
|| (!CR[IPSR].it \&\& unimplemented physi\overline{c}cal address(tmp_IP))))
unimplemented_address = 1;
//compute effective instruction pointer
EIP{31:0} = CR[IIP]{31:0} - AR[CSD].Base;
//force zero-sized restored frame
rse_restore_frame(0, 0, CFM.sof);
CFM.sof = 0;
CFM.sol = 0;
CFM.sor = 0;
CFM.rrb.gr = 0;
CFM.rrb.fr = 0;
CFM.rrb.pr = 0;
rse_invalidate_non_current_regs();
//Th\overline{e register sta\overline{ck engine} is disabled during IA-32}

```
```

    //instruction set execution.
    } else { //return to Itanium instruction set
tmp_IP = CR[IIP] \& ~0xf;
slot = CR[IPSR].ri;
if ((CR[IPSR].it \&\& unimplemented_virtual_address(tmp_IP, IPSR.vm))
|| (!CR[IPSR].it \&\& unimplemented physical address(tmp IP)))
unimplemented_address = 1;
if (CR[IFS].v) {
tmp_growth = -CFM.sof;
alat_frame_update(-CR[IFS].ifm.sof, 0);
rse_restore_frame(CR[IFS].ifm.sof, tmp_growth, CFM.sof);
CFM = CR[IFS].ifm;
}
rse_enable_current_frame_load();
}
IP = tmp_IP;
instruction_serialize();
if (unimplemented_address)
unimplemented_instruction_address_trap(0, tmp_IP);

```

Interruptions: Privileged Operation fault Virtualization fault

Additional Faults on IA-32 target instructions
IA_32_Exception(GPFault)
Disabled FP Reg Fault if PSR.dfh is 1
Serialization: An implicit instruction and data serialization operation is performed.

\section*{rsm - Reset System Mask}

Format: \(\quad(q p)\) rsm \(\mathrm{imm}_{24}\)
M44
Description: The complement of the \(i m m_{24}\) operand is ANDed with the system mask (PSR\{23:0\}) and the result is placed in the system mask. See Section 3.3.2, "Processor Status Register (PSR)" on page 2:23.
The PSR system mask can only be written at the most privileged level, and when PSR.vm is 0 .

When the current privilege level is zero (PSR.cpl is 0), an rsm instruction whose mask includes PSR.i may cause external interrupts to be disabled for an implementation-dependent number of instructions, even if the qualifying predicate for the rsm instruction is false. Architecturally, the extents of this external interrupt disabling "window" are defined as follows:
- External interrupts may be disabled for any instructions in the same instruction group as the rsm, including those that precede the rsm in sequential program order, regardless of the value of the qualifying predicate of the rsm instruction.
- If the qualifying predicate of the rsm is true, then external interrupts are disabled immediately following the rsm instruction.
- If the qualifying predicate of the rsm is false, then external interrupts may be disabled until the next data serialization operation that follows the rsm instruction.

The external interrupt disable window is guaranteed to be no larger than defined by the above criteria, but it may be smaller, depending on the processor implementation.

When the current privilege level is non-zero (PSR.cpl is not 0), an rsm instruction whose mask includes PSR.i may briefly disable external interrupts, regardless of the value of the qualifying predicate of the rsm instruction. However, processor implementations guarantee that non-privileged code cannot lock out external interrupts indefinitely (e.g., via an arbitrarily long sequence of rsm instructions with zero-valued qualifying predicates).
```

Operation: if (PR[qp]) {
if (PSR.cpl != 0)
privileged_operation_fault(0);
if (is_reserved_field(PSR_TYPE, PSR_SM, imm 24))
reserved_register_field_fault();
if (PSR.vm == 1)
virtualization_fault();

```

```

    if (imm24{2}) PSR{2} = 0;) // up
    if (imm24{3}) PSR{3} = 0;) // ac
    if (immm24{4}) PSR{4} = 0;) // mfl
    if (imm 24{5}) PSR{5} = 0;) // mfh
    if (imm iq{13}) PSR{13} = 0;) // ic
    if (imm 24{14}) PSR{14} = 0;) // i
    if (imm i{ {15}) PSR{15} = 0;) // pk
    if (imm24{17}) PSR{17} = 0;) // dt
    if (imm}24{18}) PSR{18} = 0;) // dfl
    if (imm24{19}) PSR{19} = 0;) // dfh
    if (imm24{20}) PSR{20} = 0;) // sp
    ```
```

    if (imm}24{21}) PSR{21} = 0;) // pp
    if (imm}24{22}) PSR{22} = 0;) // di
    if (imm 24{23}) PSR{23} = 0;) // si
    }

```

Interruptions: Privileged Operation fault
Virtualization fault Reserved Register/Field fault

Serialization: Software must use a data serialize or instruction serialize operation before issuing instructions dependent upon the altered PSR bits - except the PSR.i bit. The PSR.i bit is implicitly serialized and the processor ensures that external interrupts are masked by the time the next instruction executes.

\section*{rum - Reset User Mask}

Format: (qp) rum \(\mathrm{imm}_{24}\) M44

Description: The complement of the \(i m m_{24}\) operand is ANDed with the user mask (PSR\{5:0\}) and the result is placed in the user mask. See Section 3.3.2, "Processor Status Register (PSR)" on page 2:23.
PSR.up is only cleared if the secure performance monitor bit (PSR.sp) is zero. Otherwise PSR.up is not modified.

Operation: if (PR[qp]) \{
if (is_reserved_field (PSR_TYPE, PSR_UM, imm \({ }_{24}\) )) reserved_register_field_fault();
if (imm 24 \(\{1\}\) ) \(\operatorname{PSR}\{1\}=0\); \(/\) be
if (imm \(m_{24}\{2\}\) \&\& PSR.sp \(==0\) ) //non-secure perf monitor \(\operatorname{PSR}\{2\}=0 ; 1 \quad / /\) up
if ( \(\mathrm{imm}_{24}\{3\}\) ) \(\quad \operatorname{PSR}\{3\}=0\); \(\quad / / \mathrm{ac}\)
if ( \(\left.\left.\operatorname{imm}_{24}\{4\}\right) \quad \operatorname{PSR}\{4\}=0 ;\right) \quad / / \mathrm{mfl}\)
if (imm \(\mathrm{im}_{24}\{5\}\) PSR\{5\} = 0; \() \quad / / \mathrm{mfh}\)
\}

Interruptions: Reserved Register/Field fault
Serialization: All user mask modifications are observed by the next instruction group.

\section*{setf - Set Floating-point Value, Exponent, or Significand}

Format: \(\quad(q p)\) setf.s \(f_{1}=r_{2}\)
\begin{tabular}{rr} 
single_form & M18 \\
double_form & M18 \\
exponent_form & M18 \\
significand_form & M18
\end{tabular}
(qp) setf.d \(f_{1}=r_{2}\)
(qp) setf.exp \(f_{1}=r_{2}\)
(qp) setf.sig \(f_{1}=r_{2}\)
significand_form M18
Description: In the single and double forms, GR \(r_{2}\) is treated as a single precision (in the single_form) or double precision (in the double_form) memory representation, converted into floating-point register format, and placed in FR \(f_{1}\), as shown in Figure 5-4 and Figure 5-5 on page 1:93, respectively.
In the exponent_form, bits 16:0 of GR \(r_{2}\) are copied to the exponent field of \(F R f_{1}\) and bit 17 of GR \(r_{2}\) is copied to the sign bit of \(\mathrm{FR} f_{1}\). The significand field of \(\mathrm{FR} f_{1}\) is set to one (0x800...000).

Figure 2-41. Function of setf.exp


In the significand_form, the value in GR \(r_{2}\) is copied to the significand field of \(F R f_{1}\). The exponent field of \(F R f_{1}\) is set to the biased exponent for \(2.0^{63}(0 \times 1003 E)\) and the sign field of \(\mathrm{FR} f_{1}\) is set to positive (0).

Figure 2-42. Function of setf.sig


For all forms, if the NaT bit corresponding to \(r_{2}\) is equal to \(1, \mathrm{FR} f_{1}\) is set to NaTVal instead of the computed result.
```

Operation: if (PR[qp]) {
fp check target register(f ( );
if (tmp_isrcode = fp_reg_disabled(f_, 0, 0, 0))
disabled_fp_register_fault(tmp_isrcode, 0);
if (!GR[r2].nat) {
if (single_form)
FR[f_] = fp_mem_to_fr_format(GR[r [ ], 4, 0);
else if (double_form)
FR[ff] = fp_mem_to_fr_format(GR[r cre, 8, 0);
else if (significand_form) {
FR[f_].significand = GR[r_ ];
FR[ff].exponent = FP_INTEGER_EXP;
FR[ff].sign = 0;
} else { // exponent_form
FR[f1].significand = 0x8000000000000000;
FR[f1].exp = GR[r2]{16:0};
FR[f1].sign = GR[r2]{17};
}
} else
FR[ff] = NATVAL;
fp_update_psr(ff);
}

```

Interruptions: Illegal Operation fault
Disabled Floating-point Register fault

\section*{shl - Shift Left}
```

Format: (qp) shl r}\mp@subsup{r}{1}{}=\mp@subsup{r}{2}{},\mp@subsup{r}{3}{
(qp) shl }\mp@subsup{r}{1}{}=\mp@subsup{r}{2}{},\mp@subsup{\mathrm{ count }}{6}{}\quad\mathrm{ pseudo-op of: (qp) dep.z r}\mp@subsup{r}{1}{}=\mp@subsup{r}{2}{},\mp@subsup{\mathrm{ count }}{6}{},64-\mp@subsup{\mathrm{ count }}{6}{
Description: The value in GR $r_{2}$ is shifted to the left, with the vacated bit positions filled with zeroes, If the value in $\mathrm{GR} r_{3}$ is greater than 63 , then the result is all zeroes.
See "dep - Deposit" on page 3:51 for the immediate form.
Operation: if (PR[qp]) \{
check_target_register( }\mp@subsup{r}{1}{}\mathrm{ );
count = GR[r_3];
GR[r r ] = (count > 63) ? 0: GR[ r r ] << count;
GR[r_1].nat = GR[r_ ].nat || GR[r_ ].nat;
}

``` and placed in GR \(r_{1}\). The number of bit positions to shift is specified by the value in GR \(r_{3}\) or by an immediate value count \(_{6}\). The shift count is interpreted as an unsigned number.

Interruptions: Illegal Operation fault

\section*{shladd - Shift Left and Add}

Format: \(\quad(q p)\) shladd \(r_{1}=r_{2}\), count \(_{2}, r_{3}\)
Description: The first source operand is shifted to the left by count \(t_{2}\) bits and then added to the second source operand and the result placed in GR \(r_{1}\). The first operand can be shifted by 1,2 , 3 , or 4 bits.

Operation: if (PR[qp]) \{
check_target_register ( \(r_{1}\) );
\(\operatorname{GR}\left[r_{1}\right]=\left(\operatorname{GR}\left[r_{2}\right] \ll \operatorname{count}_{2}\right)+\operatorname{GR}\left[r_{3}\right] ;\)
\(\operatorname{GR}\left[r_{1}\right]\). nat \(=\operatorname{GR}\left[r_{2}\right]\).nat || GR \(\left[r_{3}\right]\).nat;
\}
Interruptions: Illegal Operation fault

\section*{shladdp4 - Shift Left and Add Pointer}

Format: (qp) shladdp4 \(r_{1}=r_{2}\), count \(_{2}, r_{3} \quad\) A2
Description: The first source operand is shifted to the left by count \({ }_{2}\) bits and then is added to the second source operand. The upper 32 bits of the result are forced to zero, and then bits \(\{31: 30\}\) of GR \(r_{3}\) are copied to bits \(\{62: 61\}\) of the result. This result is placed in GR \(r_{1}\). The first operand can be shifted by \(1,2,3\), or 4 bits.

Figure 2-43. Shift Left and Add Pointer


Operation: if (PR[qp]) \{
check_target_register \(\left(r_{1}\right)\);
tmp_res \(=\left(\operatorname{GR}\left[r_{2}\right] \ll\right.\) count \(\left._{2}\right)+\operatorname{GR}\left[r_{3}\right]\);
tmp_res = zero_ext(tmp_res\{31:0\}, 32);
tmp_res \(\{62: 61\}=\operatorname{GR}\left[r_{3}\right]\{31: 30\}\);
\(\operatorname{GR}\left[r_{1}\right]=\) tmp_res;
GR[ \(\left.r_{1}\right]\).nat \(=\) GR[ \(\left.r_{2}\right]\).nat || GR[ \(r_{3}\) ].nat;
\(\}\)
Interruptions: Illegal Operation fault

\section*{shr - Shift Right}
```

Format: (qp) shr r}\mp@subsup{r}{1}{}=\mp@subsup{r}{3}{},\mp@subsup{r}{2}{
(qp) shr.u r}\mp@subsup{r}{1}{}=\mp@subsup{r}{3}{},\mp@subsup{r}{2}{}\quad\mathrm{ unsigned_form I5
(qp) shr r r}=\mp@subsup{r}{3}{},\mp@subsup{\mathrm{ count }}{6}{
pseudo-op of: (qp) extr r}\mp@subsup{r}{1}{}=\mp@subsup{r}{3}{},\mp@subsup{\mathrm{ count }}{6}{},64-\mp@subsup{\mathrm{ count }}{6}{
pseudo-op of: (qp) extr.u r r }=\mp@subsup{r}{3}{},\mp@subsup{\mathrm{ count }}{6}{},64-\mp@subsup{\mathrm{ count }}{6}{
Description: The value in GR $r_{3}$ is shifted to the right and placed in GR $r_{1}$. In the signed_form the vacated bit positions are filled with bit 63 of $\mathrm{GR} r_{3}$; in the unsigned_form the vacated bit positions are filled with zeroes. The number of bit positions to shift is specified by the value in GR $r_{2}$ or by an immediate value count ${ }_{6}$. The shift count is interpreted as an unsigned number. If the value in $\mathrm{GR} r_{2}$ is greater than 63, then the result is all zeroes (for the unsigned_form, or if bit 63 of $\mathrm{GR} r_{3}$ was 0 ) or all ones (for the signed_form if bit 63 of GR $r_{3}$ was 1).
If the .u completer is specified, the shift is unsigned (logical), otherwise it is signed (arithmetic).
See "extr - Extract" on page 3:54 for the immediate forms.

```
```

Operation: if (PR[qp]) {

```
Operation: if (PR[qp]) {
    check_target_register( (r1);
    check_target_register( (r1);
    if (signed_form) {
    if (signed_form) {
        count = (GR[r [ ] > 63) ? 63 : GR[ r 2];
        count = (GR[r [ ] > 63) ? 63 : GR[ r 2];
        GR[r_] = shift_right_signed(GR[ r r ] , count);
        GR[r_] = shift_right_signed(GR[ r r ] , count);
    } else {
    } else {
        count = GR[r_2];
        count = GR[r_2];
        GR[r_] = (count > 63) ? 0 : shift_right_unsigned(GR[ r m], count);
        GR[r_] = (count > 63) ? 0 : shift_right_unsigned(GR[ r m], count);
    }
    }
    GR[r_1].nat = GR[r2].nat || GR[r_ ].nat;
    GR[r_1].nat = GR[r2].nat || GR[r_ ].nat;
}
```

}

```

Interruptions: Illegal Operation fault

\section*{shrp - Shift Right Pair}

Format: \(\quad(q p)\) shrp \(r_{1}=r_{2}, r_{3}\), count \(_{6}\)
Description: The two source operands, GR \(r_{2}\) and GR \(r_{3}\), are concatenated to form a 128-bit value and shifted to the right count \({ }_{6}\) bits. The least-significant 64 bits of the result are placed in GR \(r_{1}\).
The immediate value count \({ }_{6}\) can be any number in the range 0 to 63.
Figure 2-44. Shift Right Pair


Interruptions: Illegal Operation fault

\section*{srlz - Serialize}
```

Format: (qp) srlz.i
(qp) srlz.d data_form M24
M24
Description: Instruction serialization (srlz.i) ensures:

- prior modifications to processor register resources that affect fetching of subsequent instruction groups are observed,
- prior modifications to processor register resources that affect subsequent execution or data memory accesses are observed,
- prior memory synchronization (sync.i) operations have taken effect on the local processor instruction cache,
- subsequent instruction group fetches are re-initiated after srlz.i completes.
The srlz.i instruction must be in an instruction group after the instruction group containing the operation that is to be serialized. Operations dependent on the serialization must be in an instruction group after the instruction group containing the srlz.i.
Data serialization (srlz.d) ensures:
- prior modifications to processor register resources that affect subsequent execution or data memory accesses are observed.
The srlz.d instruction must be in an instruction group after the instruction group containing the operation that is to be serialized. Operations dependent on the serialization must follow the srlz.d, but they can be in the same instruction group as the srlz.d.
A srlz cannot be used to stall processor data memory references until prior data memory references, or memory fences are visible or "accepted" by the external platform.
The following processor resources require a serialize to ensure side-effects are observed; CRs, PSR, DBRs, IBRs, PMDs, PMCs, RRs, PKRs, TRs and TCs (refer to Section 3.2, "Serialization" on page 2:17 for details).
Operation: if (PR[qp]) \{
if (instruction_form)
instruction_serialize();
else // data_form data_serialize();
\}
Interruptions: None

```

\section*{ssm - Set System Mask}

Format: \(\quad(q p) \mathrm{ssm} \mathrm{imm}_{24}\)
M44
Description: The \(i m m_{24}\) operand is ORed with the system mask (PSR\{23:0\}) and the result is placed in the system mask. See Section 3.3.2, "Processor Status Register (PSR)" on page 2:23.
The PSR system mask can only be written at the most privileged level, and when PSR.vm is 0 .

The contents of the interruption resources (that are overwritten when the PSR.ic bit is 1), are undefined if an interruption occurs between the enabling of the PSR.ic bit and a subsequent instruction serialize operation.
```

Operation: if (PR[qp]) {
if (PSR.cpl != 0)
privileged_operation_fault(0);
if (is_reserved_field(PSR_TYPE, PSR_SM, imm}24)
reserved_register_field_fault();
if (PSR.vm == 1)
virtualization_fault();
if (imm i{ {1}) PSR{1} = 1;) // be
if (imm2{{2}) PSR{2} = 1;) // up
if (imm24{3}) PSR{3} = 1;) // ac
if (imm 24{4}) PSR{4} = 1;) // mfl
if (imm24{5}) PSR{5} = 1;) // mfh
if (imm24{13}) PSR{13} = 1;) // ic
if (imm24{14}) PSR{14} = 1;) // i
if (imm {4{15}) PSR{15} = 1;) // pk
if (imm (i4{17}) PSR{17} = 1;) // dt
if (imm24{18}) PSR{18} = 1;) // dfl
if (imm_24{19}) PSR{19} = 1;) // dfh
if (imm {i{20}) PSR{20} = 1;) // sp
if (imm24{21}) PSR{21} = 1;) // pp
if (imm24{22}) PSR{22} = 1;) // di
if (imm24{23}) PSR{23} = 1;) // si
}

```

Interruptions: Privileged Operation fault Virtualization fault Reserved Register/Field fault

Serialization: Software must issue a data serialize or instruction serialize operation before issuing instructions dependent upon the altered PSR bits from the ssm instruction. Unlike with the rsm instruction, setting the PSR.i bit is not treated specially. Refer to Section 3.2, "Serialization" on page 2:17 for a description of serialization.

\section*{st - Store}
```

Format: (qp) stsz.sttype.sthint [r [ ] = r r
(qp) stsz.sttype.sthint [ [r3] = r r, imm
(qp) st16.sttype.sthint [r [ ] = r2, ar.csd
(qp) st8.spill.sthint [r}\mp@subsup{r}{3}{}]=\mp@subsup{r}{2}{
(qp) st8.spill.sthint [r [ ] = r2, imm9

```

Description: A value consisting of the least significant sz bytes of the value in \(G R r_{2}\) is written to memory starting at the address specified by the value in GR \(r_{3}\). The values of the \(s z\) completer are given in Table 2-32 on page 3:151. The sttype completer specifies special store operations, which are described in Table 2-50. If the NaT bit corresponding to GR \(r_{3}\) is 1 , or in sixteen_byte_form or normal_form, if the NaT bit corresponding to GR \(r_{2}\) is 1, a Register NaT Consumption fault is taken.

In the sixteen_byte_form, two 8 -byte values are stored as a single, 16-byte atomic memory write. The value in GR \(r_{2}\) is written to memory starting at the address specified by the value in GR \(r_{3}\). The value in the Compare and Store Data application register (AR[CSD]) is written to memory starting at the address specified by the value in GR \(r_{3}\) plus 8.
In the spill_form, an 8-byte value is stored, and the NaT bit corresponding to \(\mathrm{GR} r_{2}\) is copied to a bit in the UNAT application register. This instruction is used for spilling a register/NaT pair. See Section 4.4.4, "Control Speculation" on page 1:60 for details.

In the imm_base_update form, the value in \(G R r_{3}\) is added to a signed immediate value (immg) and the result is placed back in GR \(r_{3}\). This base register update is done after the store, and does not affect the store address, nor the value stored (for the case where \(r_{2}\) and \(r_{3}\) specify the same register). Base register update is not supported for the st16 instruction.

Table 2-50. Store Types
\begin{tabular}{|l|l|l|}
\hline \begin{tabular}{c} 
sttype \\
Completer
\end{tabular} & \multicolumn{1}{|c|}{ Interpretation } & \multicolumn{1}{c|}{ Special Store Operation } \\
\hline none & Normal store & \\
\hline rel & Ordered store & An ordered store is performed with release semantics. \\
\hline
\end{tabular}

For more details on ordered stores see Section 4.4.7, "Memory Access Ordering" on page 1:73.

The ALAT is queried using the physical memory address and the access size, and all overlapping entries are invalidated.

The value of the sthint completer specifies the locality of the memory access. The values of the sthint completer are given in Table 2-51. A prefetch hint is implied in the base update forms. The address specified by the value in GR \(r_{3}\) after the base update acts as a hint to prefetch the indicated cache line. This prefetch uses the locality hints specified by sthint. See Section 4.4.6, "Memory Hierarchy Control and Consistency" on page 1:69.

Hardware support for st16 instructions that reference a page that is neither a cacheable page with write-back policy nor a NaTPage is optional. On processor models that do not support such st16 accesses, an Unsupported Data Reference fault is raised when an unsupported reference is attempted.

For the sixteen_byte_form, Illegal Operation fault is raised on processor models that do not support the instruction. CPUID register 4 indicates the presence of the feature on the processor model. See Section 3.1.11, "Processor Identification Registers" on page 1:34 for details.

Table 2-51. Store Hints
\begin{tabular}{|c|l|}
\hline sthint Completer & \multicolumn{1}{c|}{ Interpretation } \\
\hline none & Temporal locality, level 1 \\
\hline nta & Non-temporal locality, all levels \\
\hline
\end{tabular}

\section*{Operation:}
if (PR[qp]) \{
size \(=\) spill_form ? 8 : (sixteen_byte_form ? 16 : sz);
itype = WRITE;
if (size == 16) itype |= UNCACHE_OPT;
otype \(=\) (sttype == 'rel') ? RELEASE : UNORDERED;
if (sixteen_byte_form \&\& !instruction_implemented(ST16)) illegal_operation_fault();
if (imm_base_update_form) check_target_register ( \(r_{3}\) );
if (GR[ \(r_{3} \overline{]}\).nat || ((sixteen_byte_form || normal_form) \&\& GR[ \(r_{2}\) ].nat)) register_nat_consumption_fault(WRITE);
paddr = tlb_translate (GR[ \(\left.r_{3}\right]\), size, itype, PSR.cpl, \&mattr, \&tmp_unused);
if (spill_form \&\& GR[ \(\left.\left.r_{2}\right] . n a t\right)\) \{ natd_gr_write (GR[ \(\left.r_{2}\right]\), paddr, size, UM.be, mattr, otype, sthint);
\}
else \{ if (sixteen_byte_form) mem_write16(GR[ \(r_{2}\) ], AR[CSD], paddr, UM.be, mattr, otype, sthint); else
mem_write (GR[ \(\left.r_{2}\right]\), paddr, size, UM.be, mattr, otype, sthint);
\}
if (spill_form) \{ bit_pos \(=\operatorname{GR}\left[r_{3}\right]\{8: 3\}\); \(\operatorname{AR}\left[\right.\) UNAT] \(\{\) bit_pos \(\}=\operatorname{GR}\left[r_{2}\right]\). nat;
\}
alat_inval_multiple_entries(paddr, size);
if (imm_base_update_form) \{
        \(\operatorname{GR}\left[r_{3}\right]=\operatorname{GR}\left[r_{3}\right]+\) sign_ext (imm, 9);
        \(\operatorname{GR}\left[r_{3}\right]\).nat \(=0\);
        mem_implicit_prefetch (GR[r \(\left.r_{3}\right]\), sthint, WRITE);
    \}
\}

Interruptions: Illegal Operation fault Register NaT Consumption fault Unimplemented Data Address fault Data Nested TLB fault Alternate Data TLB fault VHPT Data fault

Data Key Miss fault Data Key Permission fault Data Access Rights fault Data Dirty Bit fault Data Access Bit fault Data Debug fault

Data TLB fault
Data Page Not Present fault
Data NaT Page Consumption fault

Unaligned Data Reference fault Unsupported Data Reference fault

\section*{stf - Floating-point Store}

Format: \(\quad(q p)\) stffsz.sthint \(\left[r_{3}\right]=f_{2}\)
(qp) stffsz.sthint \(\left[r_{3}\right]=f_{2}\), imm \(_{9}\)
(qp) stf8.sthint \(\left[r_{3}\right]=f_{2}\)
(qp) stf8.sthint \(\left[r_{3}\right]=f_{2}\), imm \(_{9}\)
(qp) stf.spill.sthint \(\left[r_{3}\right]=f_{2}\)
(qp) stf.spill.sthint \(\left[r_{3}\right]=f_{2}\), imm \(_{9}\)
\begin{tabular}{rr} 
normal_form, no_base_update_form & M13 \\
normal_form, imm_base_update_form & M10 \\
integer_form, no_base_update_form & M13 \\
integer_form, imm_base_update_form & M10 \\
spill_form, no_base_update_form & M13 \\
spill_form, imm_base_update_form & M10
\end{tabular}

Description: A value, consisting of \(f s z\) bytes, is generated from the value in \(\mathrm{FR} f_{2}\) and written to memory starting at the address specified by the value in GR \(r_{3}\). In the normal_form, the value in FR \(f_{2}\) is converted to the memory format and then stored. In the integer_form, the significand of \(\mathrm{FR} f_{2}\) is stored. The values of the \(f s z\) completer are given in Table 2-35 on page 3:157. In the normal_form or the integer_form, if the NaT bit corresponding to GR \(r_{3}\) is 1 or if \(\mathrm{FR} f_{2}\) contains NaTVal, a Register NaT Consumption fault is taken. See Section 5.1, "Data Types and Formats" on page 1:85 for details on conversion from floating-point register format.

In the spill_form, a 16-byte value from \(\operatorname{FR} f_{2}\) is stored without conversion. This instruction is used for spilling a register. See Section 4.4.4, "Control Speculation" on page 1:60 for details.
In the imm_base_update form, the value in \(\mathrm{GR} r_{3}\) is added to a signed immediate value (immg) and the result is placed back in GR \(r_{3}\). This base register update is done after the store, and does not affect the store address.

The ALAT is queried using the physical memory address and the access size, and all overlapping entries are invalidated.
The value of the sthint completer specifies the locality of the memory access. The values of the sthint completer are given in Table 2-51 on page 3:252. A prefetch hint is implied in the base update forms. The address specified by the value in GR \(r_{3}\) after the base update acts as a hint to prefetch the indicated cache line. This prefetch uses the locality hints specified by sthint. See Section 4.4.6, "Memory Hierarchy Control and Consistency" on page 1:69.

Hardware support for stfe (10-byte) instructions that reference a page that is neither a cacheable page with write-back policy nor a NaTPage is optional. On processor models that do not support such stfe accesses, an Unsupported Data Reference fault is raised when an unsupported reference is attempted.
```

Operation: if (PR[qp]) {
if (imm_base_update_form)
check_target_register( (r3);
if (tmp_isrcode = fp_reg_disabled(f2, 0, 0, 0))
disabled_fp_register_fault(tmp_isrcode, WRITE);
if (GR[r_].nat || (!spill_form \&\& (FR[f2] == NATVAL)))
register_nat_consumption_fault(WRITE);
size = spill_form ? 16 : (integer_form ? 8 : fsz);
itype = WRITE;
if (size == 10) itype |= UNCACHE_OPT;
paddr = tlb_translate(GR[r_3], size, itype, PSR.cpl, \&mattr, \&tmp_unused);
val = fp_fr_to_mem_format(FR[f2], size, integer_form);
mem_write(val, paddr, size, UM.be, mattr, UNORDERED, sthint);
alat_inval_multiple_entries(paddr, size);
if (imm_base_update_form) {
GR[r_3] = GR[r_ ] + sign_ext(immg, 9);
GR[r_3].nat = 0;
mem_implicit_prefetch(GR[r_3], sthint, WRITE);
}
}

```

Interruptions: Illegal Operation fault
Disabled Floating-point Register fault Register NaT Consumption fault Unimplemented Data Address fault Data Nested TLB fault
Alternate Data TLB fault
VHPT Data fault
Data TLB fault
Data Page Not Present fault

Data NaT Page Consumption fault
Data Key Miss fault
Data Key Permission fault
Data Access Rights fault
Data Dirty Bit fault
Data Access Bit fault
Data Debug fault
Unaligned Data Reference fault Unsupported Data Reference fault

\section*{sub - Subtract}
\begin{tabular}{llrl} 
Format: & \((q p)\) sub \(r_{1}=r_{2}, r_{3}\) & register_form & A1 \\
& \((q p)\) sub \(r_{1}=r_{2}, r_{3}, 1\) & minus1_form, register_form & A1 \\
& \((q p)\) sub \(r_{1}=i m m_{8}, r_{3}\) & imm8_form & A3
\end{tabular}

Description: The second source operand (and an optional constant 1) are subtracted from the first operand and the result placed in GR \(r_{1}\). In the register form the first operand is GR \(r_{2}\); in the immediate form the first operand is taken from the sign-extended \(\mathrm{imm}_{8}\) encoding field.

The minus1_form is available only in the register_form (although the equivalent effect can be achieved by adjusting the immediate).
```

Operation: if (PR[qp]) {
check_target_register(r_);
tmp_src = (register_form ? GR[r2] : sign_ext(imm8, 8));
tmp nat = (register form ? GR[r2].nat : 0) ;
if (minus1_form)
GR[r1] = tmp_src - GR[r_] - 1;
else
GR[r_] = tmp_src - GR[r_ ];
GR[r1].nat = tmp nat || GR[r_3].nat;
}

```

Interruptions: Illegal Operation fault

\section*{sum - Set User Mask}

Format: (qp) sum \(\mathrm{imm}_{24}\)
M44
Description: The \(i m m_{24}\) operand is ORed with the user mask ( \(\operatorname{PSR}\{5: 0\}\) ) and the result is placed in the user mask. See Section 3.3.2, "Processor Status Register (PSR)" on page 2:23.
PSR.up can only be set if the secure performance monitor bit (PSR.sp) is zero. Otherwise PSR.up is not modified.

Operation: if (PR[qp]) \{
if (is_reserved_field (PSR_TYPE, PSR_UM, imm \(_{24}\) )) reserved_register_field_fault();
if ( \(\operatorname{imm}_{24}\{1\}\) ) \(\operatorname{PSR}\{1\}=1\); \()\) be
if (imm \(\left.\lim _{24}\{2\} \& \& \operatorname{PSR} . \mathrm{sp}==0\right) \quad / /\) non-secure perf monitor \(\operatorname{PSR}\{2\}=1 ;\) // up
if ( \(\operatorname{imm}_{24}\{3\}\) ) \(\quad \operatorname{PSR}\{3\}=1\); \(\quad / /\) ac
if (imm \(\quad\) it \(\{4\}\) PSR\{4\} = 1; \(\quad / / \mathrm{mfl}\)
if ( \(\mathrm{imm}_{24}\{5\}\) ) \(\left.\operatorname{PSR}\{5\}=1 ;\right) \quad / / \mathrm{mfh}\)
\}

Interruptions: Reserved Register/Field fault
Serialization: All user mask modifications are observed by the next instruction group.

\section*{sxt - Sign Extend}

Format:
(qp) sxtxsz \(r_{1}=r_{3}\)
Description: The value in GR \(r_{3}\) is sign extended from the bit position specified by xsz and the result is placed in GR \(r_{1}\). The mnemonic values for \(x s z\) are given in Table 2-52.

Table 2-52. xsz Mnemonic Values
\begin{tabular}{|c|c|}
\hline\(x s z\) Mnemonic & Bit Position \\
\hline 1 & 7 \\
\hline 2 & 15 \\
\hline 4 & 31 \\
\hline
\end{tabular}

Operation: if (PR[qp]) \{
    check_target_register \(\left(r_{1}\right)\);
    \(\operatorname{GR}\left[r_{1}\right]=\) sign_ext (GR \(\left.\left[r_{3}\right], x S z ~ * ~ 8\right) ; ~\)
    \(\operatorname{GR}\left[r_{1}\right]\). nat \(=\operatorname{GR}\left[r_{3}\right]\). nat ;
\}

Interruptions: Illegal Operation fault

\section*{sync - Memory Synchronization}
```

Format: (qp) sync.iM24
Description: sync.i ensures that when previously initiated Flush Cache (fc, fc.i) operations issued by the local processor become visible to local data memory references, prior Flush Cache operations are also observed by the local processor instruction fetch stream. sync.i also ensures that at the time previously initiated Flush Cache (fc, fc.i) operations are observed on a remote processor by data memory references they are also observed by instruction memory references on the remote processor. sync.i is ordered with respect to all cache flush operations as observed by another processor. A sync.i and a previous fc must be in separate instruction groups. If semantically required, the programmer must explicitly insert ordered data references (acquire, release or fence type) to appropriately constrain sync.i (and hence fc and fc.i) visibility to the data stream on other processors.
sync.i is used to maintain an ordering relationship between instruction and data caches on local and remote processors. An instruction serialize operation must be used to ensure synchronization initiated by sync.i on the local processor has been observed by a given point in program execution.
An example of self-modifying code (local processor):

```
```

    st [L1] = data //store into local instruction stream
    ```
    st [L1] = data //store into local instruction stream
    fc.i L1 //flush stale datum from instruction/data cache
    fc.i L1 //flush stale datum from instruction/data cache
    ;; //require instruction boundary between fc.i and sync.i
    ;; //require instruction boundary between fc.i and sync.i
    sync.i //ensure local and remote data/inst caches
    sync.i //ensure local and remote data/inst caches
    //are synchronized
    //are synchronized
    ;;
    ;;
    srlz.i //ensure sync has been observed by the local processor,
    srlz.i //ensure sync has been observed by the local processor,
    ;; //ensure subsequent instructions observe
    ;; //ensure subsequent instructions observe
    //modified memory
    //modified memory
    //instruction modified
    //instruction modified
Operation: if (PR[qp]) {
    instruction_synchronize();
    instruction_synchronize();
    }
```

    }
    ```

Interruptions: None

\section*{tak - Translation Access Key}

Format: (qp) tak \(r_{1}=r_{3} \quad\) M46
Description: The protection key for a given virtual address is obtained and placed in GR \(r_{1}\).
When PSR.dt is 1 , the DTLB and the VHPT are searched for the virtual address specified by \(\mathrm{GR} r_{3}\) and the region register indexed by \(\mathrm{GR} r_{3}\) bits \(\{63: 61\}\). If a matching present translation is found, the protection key of the translation is placed in bits 31:8 of GR \(r_{1}\). If a matching present translation is not found or if an unimplemented virtual address is specified by GR \(r_{3}\), the value 1 is returned.
When PSR.dt is 0 , only the DTLB is searched, because the VHPT walker is disabled. If no matching present translation is found in the DTLB, the value 1 is returned.
A translation with the NaTPage attribute is not treated differently and returns its key field.

This instruction can only be executed at the most privileged level, and when PSR.vm is 0.
```

Operation: if (PR[qp]) {
itype = NON_ACCESS|TAK;
check_target_register ( }\mp@subsup{r}{1}{}\mathrm{ );
if (PSR.cpl != 0)
privileged operation fault(itype);
if (GR[r_].nat)
register_nat_consumption_fault(itype);
if (PSR.vm == 1)
virtualization_fault();
GR[r1] = tlb_access_key(GR[r3], itype);
GR[r_].nat = 0;
}

```

Interruptions: Illegal Operation fault
Register NaT Consumption fault Privileged Operation fault

\section*{tbit - Test Bit}

Format: \(\quad(q p)\) tbit.trel.ctype \(p_{1}, p_{2}=r_{3}\), pos \(_{6}\)
Description: The bit specified by the \(\operatorname{pos}_{6}\) immediate is selected from GR \(r_{3}\). The selected bit forms a single bit result either complemented or not depending on the trel completer. This result is written to the two predicate register destinations \(p_{1}\) and \(p_{2}\). The way the result is written to the destinations is determined by the compare type specified by ctype. See the Compare instruction and Table 2-15 on page 3:39.

The trel completer values .nz and .z indicate non-zero and zero sense of the test. For normal and unc types, only the .z value is directly implemented in hardware; the .nz value is actually a pseudo-op. For it, the assembler simply switches the predicate target specifiers and uses the implemented relation. For the parallel types, both relations are implemented in hardware.

Table 2-53. Test Bit Relations for Normal and unc tbits
\begin{tabular}{|c|c|cc|}
\hline trel & Test Relation & \multicolumn{2}{c|}{ Pseudo-op of } \\
\hline nz & \begin{tabular}{l} 
selected bit \(==1\) \\
selected bit \(==0\)
\end{tabular} & z & \(p_{1} \leftrightarrow p_{2}\) \\
\hline
\end{tabular}

Table 2-54. Test Bit Relations for Parallel tbits
\begin{tabular}{|c|c|}
\hline trel & Test Relation \\
\hline nz & selected bit \(==1\) \\
\hline z & selected bit \(==0\) \\
\hline
\end{tabular}

If the two predicate register destinations are the same ( \(p_{1}\) and \(p_{2}\) specify the same predicate register), the instruction will take an Illegal Operation fault, if the qualifying predicate is set, or if the compare type is unc.
```

Operation:
if (PR[qp]) \{
if $\left(p_{1}==p_{2}\right)$
illegal_operation_fault();
if (trel == 'nz') // 'nz' - test for 1
tmp_rel $=\operatorname{GR}\left[r_{3}\right]\left\{\operatorname{pos}_{6}\right\} ;$
else
tmp_rel $=!\mathrm{GR}\left[r_{3}\right]\left\{\operatorname{pos}_{6}\right\} ;$
switch (ctype) \{
case 'and':
if (GR[ $\left.r_{3}\right]$. nat || !tmp_rel) \{
$\operatorname{PR}\left[p_{1}\right]=0$;
$\operatorname{PR}\left[p_{2}\right]=0 ;$
\}
break;
case 'or': // or-type compare
if (!GR[r $\left.r_{3}\right]$. nat \&\& tmp_rel) \{
$\operatorname{PR}\left[p_{1}\right]=1$;
$\operatorname{PR}\left[p_{2}\right]=1 ;$
\}
break;
case 'or.andcm': // or.andcm-type compare
if (!GR[ $\left.r_{3}\right]$. nat \&\& tmp_rel) \{
$\operatorname{PR}\left[p_{1}\right]=1$;
$\operatorname{PR}\left[p_{2}\right]=0 ;$
\}
break;
case 'unc': // unc-type compare
default:
// normal compare
if (GR[ $\left.\left.r_{3}\right] . n a t\right)$ \{
$\operatorname{PR}\left[p_{1}\right]=0$;
$\operatorname{PR}\left[p_{2}\right]=0$;
\} else \{
$\operatorname{PR}\left[p_{1}\right]=$ tmp_rel;
$\operatorname{PR}\left[p_{2}\right]=$ !tmp_rel;
\}
break;
\}
\} else \{
if (ctype == 'unc') \{
if $\left(p_{1}==p_{2}\right)$
illegal_operation_fault();
$\operatorname{PR}\left[p_{1}\right]=0$;
$\operatorname{PR}\left[p_{2}\right]=0$;
\}
\}

```

Interruptions: Illegal Operation fault

\section*{tf - Test Feature}

Format: \(\quad(q p)\) tf.trel.ctype \(p_{1}, p_{2}=i m m_{5}\)
Description: The \(\mathrm{imm}_{5}\) value (in the range of 32-63) selects the feature bit defined in Table 2-57 to be tested from the features vector in CPUID[4]. See Section 3.1.11, "Processor Identification Registers" on page 1:34 for details on CPUID registers. The selected bit forms a single-bit result either complemented or not depending on the trel completer. This result is written to the two predicate register destinations \(p_{1}\) and \(p_{2}\). The way the result is written to the destinations is determined by the compare type specified by ctype. See the Compare instruction and Table 2-15 on page 3:39.

The trel completer values .nz and .z indicate non-zero and zero sense of the test. For normal and unc types, only the .z value is directly implemented in hardware; the .nz value is actually a pseudo-op. For it, the assembler simply switches the predicate target specifiers and uses the implemented relation. For the parallel types, both relations are implemented in hardware.

Table 2-55. Test Feature Relations for Normal and unc tf
\begin{tabular}{|c|c|c|}
\hline trel & Test Relation & Pseudo-op of \\
\hline nz & selected feature available \\
z & selected feature unavailable & z \\
\(p_{1} \leftrightarrow p_{2}\) \\
\hline
\end{tabular}

Table 2-56. Test Feature Relations for Parallel tf
\begin{tabular}{|c|c|}
\hline trel & Test Relation \\
\hline nz & selected feature available \\
\hline z & selected feature unavailable \\
\hline
\end{tabular}

If the two predicate register destinations are the same ( \(p_{1}\) and \(p_{2}\) specify the same predicate register), the instruction will take an Illegal Operation fault, if the qualifying predicate is set or the compare type is unc.

Table 2-57. Test Feature Features Assignment
\begin{tabular}{|c|c|c|}
\hline \(\mathbf{i m m}_{5}\) & Feature Symbol & Feature \\
\hline 32 & @clz & clz feature \\
\hline 33 & @mpy & mpy4, mpyshl4 feature \\
\hline \(34-63\) & none & Not currently defined \\
\hline
\end{tabular}
```

Operation:
if (PR[qp]) {
if ( }\mp@subsup{p}{1}{}== \mp@subsup{p}{2}{}
illegal_operation_fault();
tmp_rel = (psr.vm \&\& pal_vp_env_enabled() \&\& VAC.a_tf) ?
vcpuid[4]{imm5} : cpuíd[4]{imm5};
if (trel == 'z') // 'z' - test for 0, not 1
tmp_rel = !tmp_rel;
switch (ctype) {
case 'and': // and-type compare
if (!tmp_rel) {
PR[p] ] = 0;
PR[p}\mp@code{2}]=0
}
break;
case 'or': // or-type compare
if (tmp_rel) {
PR[p] ] = 1;
PR[p}\mp@subsup{\mp@code{2}}{}{\prime}=1
}
break;
case `or.andcm': // or.andcm-type compare
if (tmp_rel) {
PR[p] = 1;
PR[p2] = 0;
}
break;
case 'unc': // unc-type compare
default: // normal compare
PR[p_1] = tmp_rel;
PR[p_] = !tmp_rel;
break;
}
} else {
if (ctype == 'unc') {
if ( }\mp@subsup{p}{1}{}== \mp@subsup{p}{2}{}
illegal_operation_fault();
PR[p] ] = 0;
PR[p
}
}

```

Interruptions: Illegal Operation fault

\section*{thash - Translation Hashed Entry Address}
Format: (qp) thash \(r_{1}=r_{3} \quad\) M46

Description: A Virtual Hashed Page Table (VHPT) entry address is generated based on the specified virtual address and the result is placed in GR \(r_{1}\). The virtual address is specified by GR \(r_{3}\) and the region register selected by GR \(r_{3}\) bits \(\{63: 61\}\).
If thash is given a NaT input argument or an unimplemented virtual address as an input, the resulting target register value is undefined, and its NaT bit is set to one.

When the processor is configured to use the region-based short format VHPT (PTA. \(v f=0\) ), the value returned by thash is defined by the architected short format hash function. See Section 4.1.5.3, "Region-based VHPT Short Format" on page 2:63.
When the processor is configured to use the long format VHPT (PTA.vf=1), thash performs an implementation-specific long format hash function on the virtual address to generate a hash index into the long format VHPT.

In the long format, a translation in the VHPT must be uniquely identified by its hash index generated by this instruction and the hash tag produced from the ttag instruction.

The hash function must use all implemented region bits and only virtual address bits \(\{60: 0\}\) to determine the offset into the VHPT. Virtual address bits \(\{63: 61\}\) are used only by the short format hash to determine the region of the VHPT.

This instruction must be implemented on all processor models, even processor models that do not implement a VHPT walker.

This instruction can only be executed when PSR.vm is 0 .
```

Operation: if (PR[qp]) {
check_target_register(r_);
if (PSR.vm == 1)
virtualization_fault();
if (GR[r_3].nat || unimplemented_virtual_address(GR[r_], PSR.vm)) {
GR[ rr1] = undefined();
GR[r_].nat = 1;
} else {
tmp_vr = GR[r_3]{63:61};
tmp_va =GR[r [ ] {60:0};
GR[r r ] = tlb_vhpt_hash(tmp_vr, tmp_va, RR[tmp_vr].rid,
RR[tmp_vr].ps);
GR[r_].nat = 0;
}
}

```

Interruptions: Illegal Operation fault Virtualization fault

\section*{tnat - Test NaT}

Format: \(\quad(q p)\) tnat.trel.ctype \(p_{1}, p_{2}=r_{3}\)
Description: The NaT bit from GR \(r_{3}\) forms a single bit result, either complemented or not depending on the trel completer. This result is written to the two predicate register destinations, \(p_{1}\) and \(p_{2}\). The way the result is written to the destinations is determined by the compare type specified by ctype. See the Compare instruction and Table 2-15 on page 3:39.

The trel completer values .nz and .z indicate non-zero and zero sense of the test. For normal and unc types, only the .z value is directly implemented in hardware; the .nz value is actually a pseudo-op. For it, the assembler simply switches the predicate target specifiers and uses the implemented relation. For the parallel types, both relations are implemented in hardware.

Table 2-58. Test NaT Relations for Normal and unc tnats
\begin{tabular}{|c|c|c|}
\hline trel & Test Relation & \multicolumn{1}{c|}{ Pseudo-op of } \\
\hline nz & selected bit \(==1\) & z \\
z & selected bit \(==0\) & \(p_{1} \leftrightarrow p_{2}\) \\
\hline
\end{tabular}

Table 2-59. Test NaT Relations for Parallel tnats
\begin{tabular}{|c|c|}
\hline trel & Test Relation \\
\hline nz & selected bit \(==1\) \\
\hline z & selected bit \(==0\) \\
\hline
\end{tabular}

If the two predicate register destinations are the same ( \(p_{1}\) and \(p_{2}\) specify the same predicate register), the instruction will take an Illegal Operation fault, if the qualifying predicate is set, or if the compare type is unc.
if (PR[qp]) \{
    if \(\left(p_{1}==p_{2}\right)\)
                        illegal_operation_fault();
        if (trel == 'nz') // 'nz' - test for 1
        tmp_rel \(=\operatorname{GR}\left[r_{3}\right]\). nat;
        else
            tmp_rel = !GR[r_].nat;
        switch (ctype) \{
        case 'and': // and-type compare
                if (!tmp_rel) \{
                \(\operatorname{PR}\left[p_{1}\right]=0 ;\)
                \(\operatorname{PR}\left[p_{2}\right]=0 ;\)
                \}
                break;
        case 'or': // or-type compare
            if (tmp_rel) \{
                \(\operatorname{PR}\left[\bar{p}_{1}\right]=1\);
                \(\operatorname{PR}\left[p_{2}\right]=1 ;\)
                \}
                break;
        case 'or.andcm': // or.andcm-type compare
                if (tmp_rel) \{
                \(\operatorname{PR}\left[p_{1}\right]=1\);
                \(\operatorname{PR}\left[p_{2}\right]=0 ;\)
                \}
                break;
            case 'unc': // unc-type compare
            default:
            \(\operatorname{PR}\left[p_{1}\right]=\) tmp_rel;
            \(\operatorname{PR}\left[p_{2}\right]=!t m p \_r e l ;\)
                break;
    \}
\} else \{
    if (ctype == 'unc') \{
        if ( \(p_{1}==p_{2}\) )
            illegal_operation_fault();
        \(\operatorname{PR}\left[p_{1}\right]=0\);
        \(\operatorname{PR}\left[p_{2}\right]=0 ;\)
    \}
\}

Interruptions: Illegal Operation fault

\section*{tpa - Translate to Physical Address}

Format: (qp) tpa \(r_{1}=r_{3} \quad\) M46
Description: The physical address for the virtual address specified by GR \(r_{3}\) is obtained and placed in GR \(r_{1}\).
When PSR.dt is 1 , the DTLB and the VHPT are searched for the virtual address specified by \(\mathrm{GR} r_{3}\) and the region register indexed by \(\mathrm{GR} r_{3}\) bits \{63:61\}. If a matching present translation is found the physical address of the translation is placed in GR \(r_{1}\). If a matching present translation is not found the appropriate TLB fault is taken.

When PSR.dt is 0, only the DTLB is searched, because the VHPT walker is disabled. If no matching present translation is found in the DTLB, an Alternate Data TLB fault is raised if psr.ic is one or a Data Nested TLB fault is raised if psr.ic is zero.
If this instruction faults, then it will set the non-access bit in the ISR. The ISR read and write bits are not set.

This instruction can only be executed at the most privileged level, and when PSR.vm is 0.
```

Operation: if (PR[qp]) {
itype = NON_ACCESS|TPA;
check_target_register( (r1);
if (PSR.cpl != 0)
privileged_operation_fault(itype);
if (GR[r3].nat)
register_nat_consumption_fault(itype);
GR[r_1] = tlb_translate_nonaccess(GR[r_ ], itype);
GR[r_].nat = 0;
}

```

Interruptions: Illegal Operation fault Privileged Operation fault Register NaT Consumption fault Unimplemented Data Address fault Virtualization fault Data Nested TLB fault

Alternate Data TLB fault
VHPT Data fault
Data TLB fault
Data Page Not Present fault
Data NaT Page Consumption fault

\section*{ttag - Translation Hashed Entry Tag}
```

Format: }\quad(qp)\mathrm{ ttag }\mp@subsup{r}{1}{}=\mp@subsup{r}{3}{
Description: A tag used for matching during searches of the long format Virtual Hashed Page Table
(VHPT) is generated and placed in GR r. . The virtual address is specified by GR r}\mp@subsup{r}{3}{}\mathrm{ and
the region register selected by GR r}\mp@subsup{r}{3}{}\mathrm{ bits {63:61}.
If ttag is given a NaT input argument or an unimplemented virtual address as an input,
the resulting target register value is undefined, and its NaT bit is set to one.
The tag generation function generates an implementation-specific long format VHPT
tag. The tag generation function must use all implemented region bits and only virtual
address bits {60:0}. PTA.vf is ignored by this instruction.
A translation in the long format VHPT must be uniquely identified by its hash index
generated by the thash instruction and the tag produced from this instruction.
This instruction must be implemented on all processor models, even processor models
that do not implement a VHPT walker.
This instruction can only be executed when PSR.vm is 0.
Operation: if (PR[qp]) {
check_target_register( (r1);
if (PSR.vm == 1)
virtualization_fault();
if (GR[r_3].nat || unimplemented_virtual_address(GR[r_], PSR.vm)) {
GR[r_] = undefined();
GR[r_].nat = 1;
} else {
tmp_vr = GR[r_] {63:61};
tmp_va = GR[r_ ] {60:0};
GR[r_] = tlb_vhpt_tag(tmp_va, RR[tmp_vr].rid, RR[tmp_vr].ps);
GR[r_1].nat = 0;
}
}

```
M46

Interruptions: Illegal Operation fault
Virtualization fault

\section*{unpack - Unpack}

Format: \(\quad(q p)\) unpack1.h \(r_{1}=r_{2}, r_{3}\)
one_byte_form, high_form 12
(qp) unpack2.h \(r_{1}=r_{2}, r_{3}\)
two_byte_form, high_form
(qp) unpack4.h \(r_{1}=r_{2}, r_{3}\)
four_byte_form, high_form
(qp) unpack1.l \(r_{1}=r_{2}, r_{3}\)
(qp) unpack2.I \(r_{1}=r_{2}, r_{3}\)
one_byte_form, low_form
\((q p)\) unpack4.l \(r_{1}=r_{2}, r_{3}\)
two_byte_form, low_form
four_byte_form, low_form
Description: The data elements of GR \(r_{2}\) and \(r_{3}\) are unpacked, and the result placed in \(G R r_{1}\). In the high_form, the most significant elements of each source register are selected, while in the low_form the least significant elements of each source register are selected. Elements are selected alternately from the source registers.

Figure 2-45. Unpack Operation


Operation: if (PR[qp]) \{
check_target_register \(\left(r_{1}\right)\);
if (one_byte_form) \{ // one-byte elements \(\mathrm{x}[0]=\operatorname{GR}\left[r_{2}\right]\{7: 0\} ; \quad \mathrm{y}[0]=\operatorname{GR}\left[r_{3}\right]\{7: 0\} ;\) \(\mathrm{x}[1]=\operatorname{GR}\left[r_{2}\right]\{15: 8\} ; \quad \mathrm{y}[1]=\operatorname{GR}\left[r_{3}\right]\{15: 8\} ;\) \(\mathrm{x}[2]=\operatorname{GR}\left[r_{2}\right]\{23: 16\} ; \quad \mathrm{y}[2]=\operatorname{GR}\left[r_{3}\right]\{23: 16\}\); \(\mathrm{x}[3]=\operatorname{GR}\left[r_{2}\right]\{31: 24\} ; \quad \mathrm{y}[3]=\operatorname{GR}\left[r_{3}\right]\{31: 24\} ;\) \(x[4]=\operatorname{GR}\left[r_{2}\right]\{39: 32\} ; \quad y[4]=\operatorname{GR}\left[r_{3}\right]\{39: 32\} ;\) \(\mathrm{x}[5]=\operatorname{GR}\left[r_{2}\right]\{47: 40\} ; \quad \mathrm{y}[5]=\operatorname{GR}\left[r_{3}\right]\{47: 40\}\); \(\mathrm{x}[6]=\operatorname{GR}\left[r_{2}\right]\{55: 48\} ; \quad \mathrm{y}[6]=\operatorname{GR}\left[r_{3}\right]\{55: 48\} ;\) \(x[7]=\operatorname{GR}\left[r_{2}\right]\{63: 56\} ; \quad y[7]=\operatorname{GR}\left[r_{3}\right]\{63: 56\} ;\)
        if (high_form)
            \(\operatorname{GR}\left[r_{1} \overline{]}=\right.\) concatenate8 \((\mathrm{x}[7], \mathrm{y}[7], \mathrm{x}[6], \mathrm{y}[6]\),
                                    \(x[5], y[5], x[4], y[4])\);
        else // low_form
            \(\operatorname{GR}\left[r_{1}\right]=\) concatenate8 \((x[3], y[3], x[2], y[2]\),
                                    \(\mathrm{x}[1], \mathrm{y}[1], \mathrm{x}[0], \mathrm{y}[0])\);
    \} else if (two_byte_form) \{ // two-byte elements
        \(\mathrm{x}[0]=\operatorname{GR}\left[r_{2}\right]\{15: 0\} ; \quad \mathrm{y}[0]=\operatorname{GR}\left[r_{3}\right]\{15: 0\}\);
        \(\mathrm{x}[1]=\operatorname{GR}\left[r_{2}\right]\{31: 16\} ; \quad \mathrm{y}[1]=\operatorname{GR}\left[r_{3}\right]\{31: 16\} ;\)
        \(\mathrm{x}[2]=\operatorname{GR}\left[r_{2}\right]\{47: 32\} ; \quad \mathrm{y}[2]=\operatorname{GR}\left[r_{3}\right]\{47: 32\}\);
        \(\mathrm{x}[3]=\operatorname{GR}\left[r_{2}\right]\{63: 48\} ; \quad \mathrm{y}[3]=\operatorname{GR}\left[r_{3}\right]\{63: 48\} ;\)
        if (high_form)
                \(\operatorname{GR}\left[r_{1}\right]=\) concatenate4 \((x[3], y[3], x[2], y[2])\);
        else // low_form
                GR[ \(\left.r_{1}\right]=\) concatenate4 (x[1], \(\left.y[1], x[0], y[0]\right)\);
    \} else \{ // four-byte elements
        \(\mathrm{x}[0]=\operatorname{GR}\left[r_{2}\right]\{31: 0\} ; \quad \mathrm{y}[0]=\operatorname{GR}\left[r_{3}\right]\{31: 0\}\);
        \(\mathrm{x}[1]=\operatorname{GR}\left[r_{2}\right]\{63: 32\} ; \quad \mathrm{y}[1]=\operatorname{GR}\left[r_{3}\right]\{63: 32\}\);
        if (high_form)
        \(\operatorname{GR}\left[r_{1}\right]=\) concatenate2 \((x[1], y[1])\);
        else // low_form
        \(\operatorname{GR}\left[r_{1}\right]=\) concatenate2 \((x[0], y[0])\);
    \}
    \(\operatorname{GR}\left[r_{1}\right]\). nat \(=\operatorname{GR}\left[r_{2}\right]\).nat || GR[ \(\left.r_{3}\right]\).nat;
\}

Interruptions: Illegal Operation fault

\section*{vmsw - Virtual Machine Switch}
```

Format: vmsw.0 zero form B8
vmsw. }1\mathrm{ one_form
B8
Description: This instruction sets the PSR.vm bit to the specified value. This instruction can be used to implement transitions to/from virtual machine mode without the overhead of an interruption.
If instruction address translation is enabled and the page containing the vmsw instruction has access rights equal to 7, then the new value is written to the PSR.vm bit. In the zero_form, PSR.vm is set to 0 , and in the one_form, PSR.vm is set to 1 .
Instructions after the vmsw instruction in the same instruction group may be executed with the old or new value of PSR.vm. Instructions in subsequent instruction groups will be executed with PSR.vm equal to the new value.
If the above conditions are not met, this instruction takes a Virtualization fault.
This instruction can only be executed at the most privileged level. This instruction cannot be predicated.
Implementation of PSR.vm is optional. If it is not implemented, this instruction takes Illegal Operation fault. If it is implemented but either virtual machine features or the vmsw instruction are disabled, this instruction takes Virtualization fault when executed at the most privileged level.

```
```

Operation: if (!implemented_vm())

```
Operation: if (!implemented_vm())
    illegal_operation fault();
    illegal_operation fault();
if (PSR.cpl != 0)
if (PSR.cpl != 0)
    privileged_operation_fault(0);
    privileged_operation_fault(0);
if (!(PSR.it == 1 && itlb_ar() == 7) || vm_disabled() || vmsw_disabled())
if (!(PSR.it == 1 && itlb_ar() == 7) || vm_disabled() || vmsw_disabled())
    virtualization_fault();
    virtualization_fault();
if (zero_form) {
if (zero_form) {
    PSR.vm = 0;
    PSR.vm = 0;
}
}
else {
else {
    PSR.vm = 1;
    PSR.vm = 1;
}
```

}

```

Interruptions: Illegal Operation fault
Virtualization fault

\section*{xchg - Exchange}
\[
\text { Format: } \quad(q p) \text { xchgsz.ldhint } r_{1}=\left[r_{3}\right], r_{2} \quad \text { M16 }
\]

Description: A value consisting of sz bytes is read from memory starting at the address specified by the value in GR \(r_{3}\). The least significant \(s z\) bytes of the value in GR \(r_{2}\) are written to memory starting at the address specified by the value in GR \(r_{3}\). The value read from memory is then zero extended and placed in GR \(r_{1}\) and the NaT bit corresponding to GR \(r_{1}\) is cleared. The values of the \(s z\) completer are given in Table 2-60.

If the address specified by the value in \(\mathrm{GR} r_{3}\) is not naturally aligned to the size of the value being accessed in memory, an Unaligned Data Reference fault is taken independent of the state of the User Mask alignment checking bit, UM.ac (PSR.ac in the Processor Status Register).

Both read and write access privileges for the referenced page are required.
Table 2-60. Memory Exchange Size
\begin{tabular}{|c|c|}
\hline\(s z\) Completer & Bytes Accessed \\
\hline 1 & 1 byte \\
\hline 2 & 2 bytes \\
\hline 4 & 4 bytes \\
\hline 8 & 8 bytes \\
\hline
\end{tabular}

The exchange is performed with acquire semantics, i.e., the memory read/write is made visible prior to all subsequent data memory accesses. See Section 4.4.7, "Sequentiality Attribute and Ordering" on page 2:82 for details on memory ordering.

The memory read and write are guaranteed to be atomic.
This instruction is only supported to cacheable pages with write-back write policy. Accesses to NaTPages cause a Data NaT Page Consumption fault. Accesses to pages with other memory attributes cause an Unsupported Data Reference fault.

The value of the Idhint completer specifies the locality of the memory access. The values of the Idhint completer are given in Table 2-34 on page 3:152. Locality hints do not affect program functionality and may be ignored by the implementation. See Section 4.4.6, "Memory Hierarchy Control and Consistency" on page 1:69 for details.
```

Operation: if (PR[qp]) {
check_target_register( (r1);
if (GR[r_ ].nat || GR[r2].nat)
register_nat_consumption_fault(SEMAPHORE);
paddr = tlb_translate(GR[r_], sz, SEMAPHORE, PSR.cpl, \&mattr,
\&tmp_unused);
if (!ma_supports_semaphores(mattr))
unsupported_data_reference_fault(SEMAPHORE, GR[r_]);
val = mem_xchg(GR[r2], paddr, sz, UM.be, mattr, ACQUIRE, ldhint);
alat_inval_multiple_entries(paddr, sz);
GR[r_] = zero_ext(val, sz * 8);
GR[r_].nat = \overline{0};
}

```

Interruptions: Illegal Operation fault Register NaT Consumption fault Unimplemented Data Address fault Data Nested TLB fault
Alternate Data TLB fault VHPT Data fault
Data TLB fault
Data Page Not Present fault
Data NaT Page Consumption fault

Data Key Miss fault Data Key Permission fault Data Access Rights fault Data Dirty Bit fault Data Access Bit fault Data Debug fault Unaligned Data Reference fault Unsupported Data Reference fault

\section*{xma - Fixed-Point Multiply Add}

Format: \(\quad(q p)\) xma.l \(f_{1}=f_{3}, f_{4} f_{2}\)
\begin{tabular}{lrr}
\((q p)\) xma.lu \(f_{1}=f_{3}, f_{4}, f_{2}\) & pseudo-op of: (qp) xma.l \(f_{1}=f_{3}, f_{4}, f_{2}\) & \\
high_form & F2 \\
(qp) xma.h \(f_{1}=f_{3}, f_{4}, f_{2}\) & high_unsigned_form & F2
\end{tabular}

Description: Two source operands ( \(\mathrm{FR} f_{3}\) and \(\mathrm{FR} f_{4}\) ) are treated as either signed or unsigned integers and multiplied. The third source operand ( \(\mathrm{FR} f_{2}\) ) is zero extended and added to the product. The upper or lower 64 bits of the resultant sum are selected and placed in FR \(f_{1}\).
In the high_unsigned_form, the significand fields of \(F R f_{3}\) and \(\operatorname{FR} f_{4}\) are treated as unsigned integers and multiplied to produce a full 128 -bit unsigned result. The significand field of \(\mathrm{FR} f_{2}\) is zero extended and added to the product. The most significant 64-bits of the resultant sum are placed in the significand field of FR \(f_{1}\).

In the high_form, the significand fields of \(\operatorname{FR} f_{3}\) and \(\operatorname{FR} f_{4}\) are treated as signed integers and multiplied to produce a full 128-bit signed result. The significand field of FR \(f_{2}\) is zero extended and added to the product. The most significant 64-bits of the resultant sum are placed in the significand field of \(F R f_{1}\).
In the other forms, the significand fields of \(\mathrm{FR} f_{3}\) and \(\mathrm{FR} f_{4}\) are treated as signed integers and multiplied to produce a full 128-bit signed result. The significand field of FR \(f_{2}\) is zero extended and added to the product. The least significant 64-bits of the resultant sum are placed in the significand field of \(\mathrm{FR} f_{1}\).
In all forms, the exponent field of \(F R f_{1}\) is set to the biased exponent for \(2.0^{63}\) ( \(0 \times 1003 \mathrm{E}\) ) and the sign field of \(\mathrm{FR} f_{1}\) is set to positive (0).

Note: f 1 as an operand is not an integer 1 ; it is just the register file format's 1.0 value.

In all forms, if any of \(\operatorname{FR} f_{3}, \operatorname{FR} f_{4}\), or \(\operatorname{FR} f_{2}\) is a \(\mathrm{NaTVal}, \mathrm{FR} f_{1}\) is set to NaTVal instead of the computed result.
```

Operation: if (PR[qp]) {
fp check target register( (f ) ;
if (tmp_isrcode = fp_reg_disabled (f_, fl, fr fr fr f )
disabled_fp_register_fault(tmp_isrcode, 0);
if (fp_is_natval(FR[f2]) || fp_is_natval(FR[f_ ] ) ||
fp_is_natval(FR[f4])) {
FR[ff] = NATVAL;
} else {
if (low_form || high_form)
tmp_res_128 =
fp_I64_x_I64_to_I128(FR[f_].significand, FR[ff].significand);
else // high_unsigned_form
tmp_res_128=
fp_U64_x_U64_to_U128(FR[f3].significand, FR[f4].significand);
tmp_res_128=
fp_U128_add(tmp_res_128, fp_U64_to_U128(FR[f_ ].significand));
if (high_form || high_unsigned_form)
FR[f_].significand = tmp_res_128.hi;
else // low form
FR[f_].significand = tmp_res_128.lo;
FR[ff].exponent = FP_INTEGER_EXP;
FR[ff].sign = FP_SIGN_POSITIVE;
}
fp_update_psr(f_ );
}

```

Interruptions: Disabled Floating-point Register fault

\section*{xmpy - Fixed-Point Multiply}
\begin{tabular}{llr} 
Format: & \((q p)\) xmpy.l \(f_{1}=f_{3}, f_{4}\) & pseudo-op of: (qp) xma.l \(f_{1}=f_{3}, f_{4}, f 0\) \\
& \((q p)\) xmpy.lu \(f_{1}=f_{3}, f_{4}\) & pseudo-op of: \((q p)\) xma.l \(f_{1}=f_{3}, f_{4}, f 0\) \\
& \((q p)\) xmpy.h \(f_{1}=f_{3}, f_{4}\) & pseudo-op of: (qp) xma.h \(f_{1}=f_{3}, f_{4}, f 0\) \\
& \((q p)\) xmpy.hu \(f_{1}=f_{3}, f_{4}\) & pseudo-op of: (qp) xma.hu \(f_{1}=f_{3}, f_{4}, f 0\)
\end{tabular}

Description: Two source operands ( \(\mathrm{FR} f_{3}\) and \(\mathrm{FR} f_{4}\) ) are treated as either signed or unsigned integers and multiplied. The upper or lower 64 bits of the resultant product are selected and placed in FR \(f_{1}\).

In the high_unsigned_form, the significand fields of \(\mathrm{FR} f_{3}\) and \(\mathrm{FR} f_{4}\) are treated as unsigned integers and multiplied to produce a full 128 -bit unsigned result. The most significant 64-bits of the resultant product are placed in the significand field of \(F R f_{1}\).

In the high_form, the significand fields of \(\mathrm{FR} f_{3}\) and \(\mathrm{FR} f_{4}\) are treated as signed integers and multiplied to produce a full 128 -bit signed result. The most significant 64 -bits of the resultant product are placed in the significand field of FR \(f_{1}\).

In the other forms, the significand fields of \(\operatorname{FR} f_{3}\) and \(\operatorname{FR} f_{4}\) are treated as signed integers and multiplied to produce a full 128-bit signed result. The least significant 64-bits of the resultant product are placed in the significand field of \(\mathrm{FR} f_{1}\).

In all forms, the exponent field of \(F R f_{1}\) is set to the biased exponent for \(2.0^{63}\) ( \(0 \times 1003 E\) ) and the sign field of \(F R f_{1}\) is set to positive (0). Note: \(f 1\) as an operand is not an integer 1 ; it is just the register file format's 1.0 value.

Operation: See "xma - Fixed-Point Multiply Add" on page 3:276.

\section*{xor - Exclusive Or}

Format: (qp) xor \(r_{1}=r_{2}, r_{3} \quad\) register_form A1
(qp) xor \(r_{1}=i m m_{8}, r_{3}\)
imm8_form A3

Description: The two source operands are logically XORed and the result placed in GR \(r_{1}\). In the register_form the first operand is GR \(r_{2}\); in the imm8_form the first operand is taken from the \(i m m_{8}\) encoding field.

Operation: if (PR[qp]) \{
        check_target_register ( \(r_{1}\) ) ;
    tmp_src \(=\left(\right.\) register_form ? GR[ \(\left.r_{2}\right]\) : sign_ext(imm \(\left.{ }_{8}, 8\right)\) );
    tmp_nat \(=\) (register_form ? GR[ \(\left.r_{2}\right]\). nat : 0);
    \(\operatorname{GR}\left[r_{1}\right]=\) tmp_src \(\wedge \operatorname{GR}\left[r_{3}\right]\);
    \(\operatorname{GR}\left[r_{1}\right]\).nat \(=\) tmp_nat || GR \(\left[r_{3}\right]\).nat;
    \}

Interruptions: Illegal Operation fault

\section*{zxt - Zero Extend}

Format: \(\quad(q p)\) zxtxsz \(r_{1}=r_{3}\) 129

Description: The value in GR \(r_{3}\) is zero extended above the bit position specified by \(x s z\) and the result is placed in GR \(r_{1}\). The mnemonic values for \(x s z\) are given in Table 2-52 on page 3:258.

Operation: if (PR[qp]) \{ check_target_register \(\left(r_{1}\right)\);

GR \(\left[r_{1}\right]=\) zero_ext (GR[ \(\left.r_{3}\right], x s z\) * 8); \(\mathrm{GR}\left[r_{1}\right]\). nat \(=\overline{\mathrm{GR}}\left[r_{3}\right]\). nat ;
\}
Interruptions: Illegal Operation fault

This chapter contains a table of all pseudo-code functions used on the Itanium instruction pages.

\section*{Table 3-1. Pseudo-code Functions}
\begin{tabular}{|l|l|}
\hline \multicolumn{1}{|c|}{ Function } & \multicolumn{1}{c|}{ Operation } \\
\hline xxx_fault(parameters ...) & \begin{tabular}{l} 
There are several fault functions. Each fault function accepts parameters specific to \\
the fault, e.g., exception code values, virtual addresses, etc. If the fault is deferred for \\
speculative load exceptions the fault function will return with a deferral indication. \\
Otherwise, fault routines do not return and terminate the instruction sequence.
\end{tabular} \\
\hline xxx_trap(parameters ...) & \begin{tabular}{l} 
There are several trap functions. Each trap function accepts parameters specific to \\
the trap, e.g., trap code values, virtual addresses, etc. Trap routines do not return.
\end{tabular} \\
\hline acceptance_fence() & \begin{tabular}{l} 
Ensures prior data memory references to uncached ordered-sequential memory \\
pages are "accepted" before subsequent data memory references are performed by \\
the processor.
\end{tabular} \\
\hline alat_cmp(rtype, raddr) & \begin{tabular}{l} 
Returns a one if the implementation finds an ALAT entry which matches the register \\
type specified by rtype and the register address specified by raddr, else returns \\
zero. This function is implementation specific. Note that an implementation may \\
optionally choose to return zero (indicating no match) even if a matching entry exists \\
in the ALAT. This provides implementation flexibility in designing fast ALAT lookup \\
circuits.
\end{tabular} \\
\hline alat_frame_update( delta_bof, delta_sof) & \begin{tabular}{l} 
Notifies the ALAT of a change in the bottom of frame and/or size of frame. This allows \\
management of the ALAT's tag bits or other management functions it might need.
\end{tabular} \\
\hline alat_inval() & Invalidate all entries in the ALAT. \\
\hline alat_inval_multiple_entries(paddr, size) & \begin{tabular}{l} 
The ALAT is queried using the physical memory address specified by paddr and the \\
access size specified by size. All matching ALAT entries are invalidated. No value is \\
returned.
\end{tabular} \\
\hline branch_predict(wh, ih, ret, target, tag) & \begin{tabular}{l} 
Implementation-dependent routine which updates the processor's branch prediction \\
structures.
\end{tabular} \\
\hline alat_inval_single_entry(rtype, rega) & \begin{tabular}{l} 
The ALAT is queried using the register type specified by rtype and the register \\
address specified by rega. At most one matching ALAT entry is invalidated. No value \\
is returned.
\end{tabular} \\
\hline \begin{tabular}{l} 
alat_translate_address_on_hit(Idtype, \\
rtype, raddr)
\end{tabular} & \begin{tabular}{l} 
Returns a one if the implementation requires that the requested check load should \\
translate the source address and take associated faults; returns a zero otherwise.
\end{tabular} \\
\hline \begin{tabular}{l} 
alat_we \\
size
\end{tabular} \\
raddr)
\end{tabular}

Table 3-1. Pseudo-code Functions (Continued)
\begin{tabular}{|c|c|}
\hline Function & Operation \\
\hline check_branch_implemented(check_type) & Implementation-dependent routine which returns TRUE or FALSE, depending on whether a failing check instruction causes a branch (TRUE), or a Speculative Operation fault (FALSE). The result may be different for different types of check instructions: CHKS_GENERAL, CHKS_FLOAT, CHKA_GENERAL, CHKA_FLOAT. In addition, the result may depend on other implementation-dependent parameters. \\
\hline check_probe_virtualization_fault(type, cpl) & If implemented, this function may raise virtualization faults for specific probe instructions. Please refer to the instruction page for probe instruction for details. \\
\hline check_target_register(r1) & If the r1 argument specifies an out-of-frame stacked register (as defined by CFM) or r1 specifies GR0, an Illegal Operation fault is delivered, and this function does not return. \\
\hline check_target_register_sof(r1, newsof) & If the \(r 1\) argument specifies an out-of-frame stacked register (as defined by the newsof argument) or r1 specifies GRO, an Illegal Operation fault is delivered and this function does not return. \\
\hline concatenate2(x1, x2) & Concatenates the lower 32 bits of the 2 arguments, and returns the 64-bit result. \\
\hline concatenate4(x1, x2, x3, x4) & Concatenates the lower 16 bits of the 4 arguments, and returns the 64-bit result. \\
\hline concatenate8(x1, x2, x3, x4, x5, x6, x7, x8) & Concatenates the lower 8 bits of the 8 arguments, and returns the 64-bit result. \\
\hline data_serialize() & Ensures all prior register updates with side-effects are observed before subsequent execution and data memory references are performed. \\
\hline deliver_unmasked_pending_interrupt() & This implementation-specific function checks whether any unmasked external interrupts are pending, and if so, transfers control to the external interrupt vector. \\
\hline execute_hint(hint) & Executes the hint specified by hint. \\
\hline fadd(fp_dp, fr2) & Adds a floating-point register value to the infinitely precise product and return the infinitely precise sum, ready for rounding. \\
\hline fcmp_exception_fault_check(f2, f3, frel, sf, *tmp_fp_env) & Checks for all floating-point faulting conditions for the fcmp instruction. \\
\hline fcvt_fx_exception_fault_check(fr2, signed_form, trunc_form, sf *tmp_fp_env) & Checks for all floating-point faulting conditions for the fcvt.fx, fcvt.fxu, fcvt.fx.trunc and fcvt.fxu.trunc instructions. It propagates NaNs. \\
\hline fma_exception_fault_check(f2, f3, f4, pc, sf, *tmp_fp_env) & Checks for all floating-point faulting conditions for the fma instruction. It propagates NaNs and special IEEE results. \\
\hline fminmax_exception_fault_check(f2, f3, sf, *tmp_fp_env) & Checks for all floating-point faulting conditions for the famax, famin, fmax, and fmin instructions. \\
\hline fms_fnma_exception_fault_check(f2, f3, f4, pc, sf, *tmp_fp_env) & Checks for all floating-point faulting conditions for the fms and fnma instructions. It propagates NaNs and special IEEE results. \\
\hline fmul(fr3, fr4) & Performs an infinitely precise multiply of two floating-point register values. \\
\hline followed_by_stop() & Returns TRUE if the current instruction is followed by a stop; otherwise, returns FALSE. \\
\hline fp_check_target_register(f1) & If the specified floating-point register identifier is 0 or 1 , this function causes an illegal operation fault. \\
\hline fp_decode_fault(tmp_fp_env) & Returns floating-point exception fault code values for ISR.code. \\
\hline fp_decode_traps(tmp_fp_env) & Returns floating-point trap code values for ISR.code. \\
\hline fp_equal(fr1, fr2) & IEEE standard equality relationship test. \\
\hline fp_fr_to_mem_format(freg, size) & Converts a floating-point value in register format to floating-point memory format. It assumes that the floating-point value in the register has been previously rounded to the correct precision which corresponds with the size parameter. \\
\hline fp_ieee_recip(num, den) & Returns the true quotient for special sets of operands, or an approximation to the reciprocal of the divisor to be used in the software divide algorithm. \\
\hline fp_ieee_recip_sqrt(root) & Returns the true square root result for special operands, or an approximation to the reciprocal square root to be used in the software square root algorithm. \\
\hline fp_is_nan(freg) & Returns true when floating register contains a NaN . \\
\hline
\end{tabular}

Table 3-1. Pseudo-code Functions (Continued)
\begin{tabular}{|c|c|}
\hline Function & Operation \\
\hline fp_is_nan_or_inf(freg) & Returns true if the floating-point exception_fault_check functions returned a IEEE fault disabled default result or a propagated NaN . \\
\hline fp_is_natval(freg) & Returns true when floating register contains a NaTVal \\
\hline fp_is_normal(freg) & Returns true when floating register contains a normal number. \\
\hline fp_is_pos_inf(freg) & Returns true when floating register contains a positive infinity. \\
\hline fp_is_qnan(freg) & Returns true when floating register contains a quiet NaN . \\
\hline fp_is_snan(freg) & Returns true when floating register contains a signalling NaN . \\
\hline fp_is_unorm(freg) & Returns true when floating register contains an unnormalized number. \\
\hline fp_is_unsupported(freg) & Returns true when floating register contains an unsupported format. \\
\hline fp_less_than(fr1, fr2) & IEEE standard less-than relationship test. \\
\hline fp_lesser_or_equal(fr1, fr2) & IEEE standard less-than or equal-to relationship test \\
\hline fp_mem_to_fr_format(mem, size) & Converts a floating-point value in memory format to floating-point register format. \\
\hline fp_normalize(fr1) & Normalizes an unnormalized fp value. This function flushes to zero any unnormal values which can not be represented in the register file \\
\hline fp_raise_fault(tmp_fp_env) & Checks the local instruction state for any faulting conditions which require an interruption to be raised. \\
\hline fp_raise_traps(tmp_fp_env) & Checks the local instruction state for any trapping conditions which require an interruption to be raised. \\
\hline fp_reg_bank_conflict(f1, f2) & Returns true if the two specified FRs are in the same bank. \\
\hline fp_reg_disabled(f1, f2, f3, f4) & Check for possible disabled floating-point register faults. \\
\hline fp_reg_read(freg) & Reads the FR and gives canonical double-extended denormals (and pseudo-denormals) their true mathematical exponent. Other classes of operands are unaltered. \\
\hline fp_unordered(fr1, fr2) & IEEE standard unordered relationship \\
\hline fp_update_fpsr(sf, tmp_fp_env) & Copies a floating-point instruction's local state into the global FPSR. \\
\hline fp_update_psr(dest_freg) & Conditionally sets PSR.mfl or PSR.mfh based on dest_freg. \\
\hline fpcmp_exception_fault_check(f2, f3, frel, sf, *tmp_fp_env) & Checks for all floating-point faulting conditions for the fpemp instruction. \\
\hline fpcvt_exception_fault_check(f2, signed_form, trunc_form, sf, *tmp_fp_env) & Checks for all floating-point faulting conditions for the fpcvt.fx, fpcvt.fxu, fpcvt.fx.trunc, and fpcvt.fxu.trunc instructions. It propagates NaNs . \\
\hline fpma_exception_fault_check(f2, f3, f4, sf, *tmp_fp_env) & Checks for all floating-point faulting conditions for the fpma instruction. It propagates NaNs and special IEEE results. \\
\hline fpminmax_exception_fault_check(f2, f3, sf, *tmp_fp_env) & Checks for all floating-point faulting conditions for the fpmin, fpmax, fpamin and fpamax instructions. \\
\hline fpms_fpnma_exception_fault_check(f2, f3, f4, sf, *tmp_fp_env) & Checks for all floating-point faulting conditions for the fpms and fpnma instructions. It propagates NaNs and special IEEE results. \\
\hline fprcpa_exception_fault_check(f2, f3, sf, *tmp_fp_env, *limits_check) & Checks for all floating-point faulting conditions for the fprcpa instruction. It propagates NaNs and special IEEE results. It also indicates operand limit violations. \\
\hline fprsqrta_exception_fault_check(f3, sf, *tmp_fp_env, *limits_check) & Checks for all floating-point faulting conditions for the fprsqrta instruction. It propagates NaNs and special IEEE results. It also indicates operand limit violations. \\
\hline frcpa_exception_fault_check(f2, f3, sf, *tmp_fp_env) & Checks for all floating-point faulting conditions for the frcpa instruction. It propagates NaNs and special IEEE results. \\
\hline frsqrta_exception_fault_check(f3, sf, *tmp_fp_env) & Checks for all floating-point faulting conditions for the frsqrta instruction. It propagates NaNs and special IEEE results \\
\hline ignored_field_mask(regclass, reg, value) & Boolean function that returns value with bits cleared to 0 corresponding to ignored bits for the specified register and register type. \\
\hline
\end{tabular}

Table 3-1. Pseudo-code Functions (Continued)
\begin{tabular}{|c|c|}
\hline Function & Operation \\
\hline impl_check_mov_itir() & Implementation-specific function that returns TRUE if ITIR is checked for reserved fields and encodings on a mov to ITIR instruction. \\
\hline impl_check_mov_psr_l(gr) & Implementation-specific function to check bits \(\{63: 32\}\) of gr corresponding to reserved fields of the PSR for Reserved Register/Field fault. \\
\hline impl_check_tlb_itir() & Implementation-specific function that returns TRUE if all fields of ITIR are checked for reserved encodings on a TLB insert instruction regardless of whether the translation is present. \\
\hline impl_gitc_enable() & Implementation-specific function that indicates whether guest MOV-from-AR.ITC optimization is enabled. \\
\hline impl_ia32_ar_reserved_ignored(ar3) & Implementation-specific function which indicates how the reserved and ignored fields in the specified IA-32 application register, ar3, behave. If it returns FALSE, the reserved and/or ignored bits in the specified application register can be written, and when read they return the value most-recently written. If it returns TRUE, attempts to write a non-zero value to a reserved field in the specified application register cause a Reserved Register/Field fault, and reads return 0; writing to an ignored field in the specified application register is ignored, and reads return the constant value defined for that field. \\
\hline impl_iib() & Implementation-specific function which indicates whether Interruption Instruction Bundle registers (IIB0-1) are implemented. \\
\hline impl_itir_cwi_mask() & Implementation-specific function that either returns the value passed to it or the value passed to it masked with zeros in bit positions \(\{63: 32\}\) and/or \(\{1: 0\}\). \\
\hline impl_ito() & Implementation-specific function which indicates whether Interval Timer Offset (ITO) register is implemented. \\
\hline impl_probe_intercept() & Implementation-specific function indicates whether probe interceptions are supported. \\
\hline impl_ruc() & Implementation-specific function which indicates whether Resource Utilization Counter (RUC) application register is implemented. \\
\hline impl_uia_fault_supported() & Implementation-specific function that either returns TRUE if the processor reports unimplemented instruction addresses with an Unimplemented Instruction Address fault, and returns FALSE if the processor reports them with an Unimplemented Instruction Address trap. \\
\hline implemented_vm() & Returns TRUE if the processor implements the PSR.vm bit (regardless of whether virtual machine features are enabled or disabled). \\
\hline instruction_implemented(inst) & Implementation-dependent routine which returns TRUE or FALSE, depending on whether inst is implemented. \\
\hline instruction_serialize() & Ensures all prior register updates with side-effects are observed before subsequent instruction and data memory references are performed. Also ensures prior SYNC.i operations have been observed by the instruction cache. \\
\hline instruction_synchronize() & Synchronizes the instruction and data stream for Flush Cache operations. This function ensures that when prior Flush Cache operations are observed by the local data cache they are observed by the local instruction cache, and when prior Flush Cache operations are observed by another processor's data cache they are observed within the same processor's instruction cache. \\
\hline is_finite(freg) & Returns true when floating register contains a finite number. \\
\hline is_ignored_reg(regnum) & Boolean function that returns true if regnum is an ignored application register, otherwise false. \\
\hline is_inf(freg) & Returns true when floating register contains an infinite number. \\
\hline is_interruption_cr(regnum) & Boolean function that returns true if regnum is one of the Interruption Control registers (see Section 3.3.5, "Interruption Control Registers" on page 2:36), otherwise false. \\
\hline is_kernel_reg(ar_addr) & Returns a one if ar_addr is the address of a kernel register application register \\
\hline
\end{tabular}

Table 3-1. Pseudo-code Functions (Continued)
\begin{tabular}{|l|l|}
\hline \multicolumn{1}{|c|}{ Function } & \\
\hline is_read_only_reg(rtype, raddr) & \begin{tabular}{l} 
Returns a one if the register addressed by raddr in the register bank of type rtype \\
is a read only register.
\end{tabular} \\
\hline is_reserved_field(regclass, arg2, arg3) & Returns true if the specified data would write a one in a reserved field. \\
\hline is_reserved_reg(regclass, regnum) & Returns true if register regnum is reserved in the regclass register file. \\
\hline is_supported_hint(hint) & \begin{tabular}{l} 
Returns true if the implementation supports the specified hint. This function may \\
depend on factors other than the hint value, such as which execution unit it is \\
executed on or the slot number the instruction was encoded in.
\end{tabular} \\
\hline itlb_ar() & \begin{tabular}{l} 
Returns the page access rights from the ITLB for the page addressed by the current \\
IP, or INVALID_AR if PSR.it is 0.
\end{tabular} \\
\hline make_icache_coherent(paddr) & \begin{tabular}{l} 
The cache line addressed by the physical address paddr is flushed in an \\
implementation-specific manner that ensures that the instruction cache is coherent
\end{tabular} \\
\hline with the data caches.
\end{tabular}\(\quad\)\begin{tabular}{l} 
The line addressed by the physical address paddr is invalidated in all levels of the \\
memory hierarchy above memory and written back to memory if it is inconsistent with \\
memory.
\end{tabular}

Table 3-1. Pseudo-code Functions (Continued)
\begin{tabular}{|c|c|}
\hline Function & Operation \\
\hline mem_xchg_add(add_val, paddr, size, byte_order, mattr, otype, hint) & Returns size bytes from memory starting at the physical address specified by paddr. The read is conditioned by the locality hint specified by hint. The least significant size bytes of the sum of the value read from memory and add_val is then written to size bytes in memory starting at the physical address specified by paddr. The read and write are performed atomically. Both the read and the write are conditioned by the memory attribute specified by mattr and the byte ordering in memory is specified by byte_order. otype specifies the memory ordering attribute of this access, and has the value ACQUIRE or RELEASE. \\
\hline mem_xchg_cond(cmp_val, data, paddr, size, byte_order, mattr, otype, hint) & Returns size bytes from memory starting at the physical address specified by paddr. The read is conditioned by the locality hint specified by hint. If the value read from memory is equal to cmp_val, then the least significant size bytes of data are written to size bytes in memory starting at the physical address specified by paddr. If the write is performed, the read and write are performed atomically. Both the read and the write are conditioned by the memory attribute specified by mattr and the byte ordering in memory is specified by byte_order. otype specifies the memory ordering attribute of this access, and has the value ACQUIRE or RELEASE. \\
\hline mem_xchg16_cond(cmp_val, gr_data, ar_data, paddr, byte_order, mattr, otype, hint) & Returns 8 bytes from memory starting at the physical address specified by paddr. The read is conditioned by the locality hint specified by hint. If the value read from memory is equal to cmp_val, then the 8 bytes of gr_data are written to 8 bytes in memory starting at the physical address specified by (paddr \& \(\sim 0 \times 8\) ), and the 8 bytes of ar_data are written to 8 bytes in memory starting at the physical address specified by ((paddr \(\& \sim 0 \times 8)+8)\). If the write is performed, the read and write are performed atomically. Both the read and the write are conditioned by the memory attribute specified by mattr and the byte ordering in memory is specified by byte_order. The byte ordering only affects the ordering of bytes within each of the 8 -byte values stored. otype specifies the memory ordering attribute of this access, and has the value ACQUIRE or RELEASE. \\
\hline ordering_fence() & Ensures prior data memory references are made visible before future data memory references are made visible by the processor. \\
\hline partially_implemented_ip() & Implementation-dependent routine which returns TRUE if the implementation, on an Unimplemented Instruction Address trap, writes IIP with the sign-extended virtual address or zero-extended physical address for what would have been the next value of IP. Returns FALSE if the implementation, on this trap, simply writes IIP with the full address which would have been the next value of IP. \\
\hline pending_virtual_interrupt() & Check for unmasked pending virtual interrupt. \\
\hline pr_phys_to_virt(phys_id) & Returns the virtual register id of the predicate from the physical register id, phys_id of the predicate. \\
\hline rotate_regs() & Decrements the Register Rename Base registers, effectively rotating the register files. CFM.rrb.gr is decremented only if CFM.sor is non-zero. \\
\hline rse_enable_current_frame_load() & If the RSE load pointer (RSE.BSPLoad) is greater than AR[BSP], the RSE. CFLE bit is set to indicate that mandatory RSE loads are allowed to restore registers in the current frame (in no other case does the RSE spill or fill registers in the current frame). This function does not perform mandatory RSE loads. This procedure does not cause any interruptions. \\
\hline rse_ensure_regs_loaded(number_of_byt es) & All registers and NaT collections between AR [BSP] and (AR [BSP] -number_of_bytes) which are not already in stacked registers are loaded into the register stack with mandatory RSE loads. If the number of registers to be loaded is greater than RSE.N_STACK_PHYS an Illegal Operation fault is raised. All registers starting with backing store address (AR[BSP] - 8) and decrementing down to and including backing store address (AR[BSP] - number_of_bytes) are made part of the dirty partition. With exception of the current frame, all other stacked registers are made part of the invalid partition. Note that number_of_bytes may be zero. The resulting sequence of RSE loads may be interrupted. Mandatory RSE loads may cause an interruption; see Table 6-6, "RSE Interruption Summary" on page 6-145. \\
\hline rse_invalidate_non_current_regs() & All registers outside the current frame are invalidated. \\
\hline
\end{tabular}

Table 3-1. Pseudo-code Functions (Continued)
\begin{tabular}{|c|c|}
\hline Function & Operation \\
\hline rse_load(type) & Restores a register or NaT collection from the backing store (load_address \(=\) RSE.BspLoad - 8). If load_address \(\{8: 3\}\) is equal to \(0 \times 3 f\) then a NaT collection is loaded into a NaT dispersal register. (dispersal register may not be the same as AR [RNAT].) If load_address \(\{8: 3\}\) is not equal to \(0 \times 3 f\) then the register RSE. LoadReg - 1 is loaded and the NaT bit for that register is set to dispersal_register\{load_address \(\{8: 3\}\). If the load is successful RSE. BspLoad is decremented by 8 . If the load is successful and a register was loaded RSE. LoadReg is decremented by 1 (possibly wrapping in the stacked registers). The load moves a register from the invalid partition to the current frame if RSE.CFLE is 1 , or to the clean partition if RSE.CFLE is 0 . For mandatory RSE loads, type is MANDATORY. Mandatory RSE loads may cause interruptions. See Table 6-6, "RSE Interruption Summary" on page 6-145. \\
\hline rse_new_frame(current_frame_size, new_frame_size) & A new frame is defined without changing any register renaming. The new frame size is completely defined by the new_frame_size parameter (successive calls are not cumulative). If new_frame_size is larger than current_frame_size and the number of registers in the invalid and clean partitions is less than the size frame growth then mandatory RSE stores are issued until enough registers are available. The resulting sequence of RSE stores may be interrupted. Mandatory RSE stores may cause interruptions; see Table 6-6, "RSE Interruption Summary" on page 6-145. \\
\hline rse_preserve_frame(preserved_frame_si ze) & The number of registers specified by preserved_frame_size are marked to be preserved by the RSE. Register renaming causes the preserved_frame_size registers after GR [32] to be renamed to GR [32]. AR [BSP] is updated to contain the backing store address where the new GR [32] will be stored. \\
\hline rse_restore_frame(preserved_sol, growth, current_frame_size) & The first two parameters define how the current frame is about to be updated by a branch return or rfi: preserved_sol defines how many registers need to be restored below RSE.BOF; growth defines by how many registers the top of the current frame will grow (growth will generally be negative). The number of registers specified by preserved_sol are marked to be restored. Register renaming causes the preserved_sol registers before GR[32] to be renamed to GR [32]. AR [BSP] is updated to contain the backing store address where the new GR [32] will be stored. If the number of dirty and clean registers is less than preserved_sol then mandatory RSE loads must be issued before the new current frame is considered valid. This function does not perform mandatory RSE loads. This function returns TRUE if the preserved frame grows beyond the invalid and clean regions into the dirty region. In this case the third argument, current_frame_size, is used to force the returned to frame to zero (see Section 6.5.5, "Bad PFS used by Branch Return" on page 2:143). \\
\hline rse_store(type) & Saves a register or NaT collection to the backing store (store_address = AR[BSPSTORE]). If store_address\{8:3\} is equal to \(0 \times 3 f\) then the NaT collection \(\operatorname{AR}[R N A T]\) is stored. If store_address \(\{8: 3\}\) is not equal to \(0 \times 3 f\) then the register RSE.StoreReg is stored and the NaT bit from that register is deposited in AR[RNAT]\{store_address\{8:3\}\}. If the store is successful AR[BSPSTORE] is incremented by 8 . If the store is successful and a register was stored RSE.StoreReg is incremented by 1 (possibly wrapping in the stacked registers). This store moves a register from the dirty partition to the clean partition. For mandatory RSE stores, type is MANDATORY. Mandatory RSE stores may cause interruptions. See Table 6-6, "RSE Interruption Summary" on page 6-145. \\
\hline rse_update_internal_stack_pointers(new _store_pointer) & Given a new value for AR [BSPSTORE] (new_store_pointer) this function computes the new value for AR [BSP]. This value is equal to new_store_pointer plus the number of dirty registers plus the number of intervening NaT collections. This means that the size of the dirty partition is the same before and after a write to AR [BSPSTORE]. All clean registers are moved to the invalid partition. \\
\hline sign_ext(value, pos) & Returns a 64 bit number with bits pos-1 through 0 taken from value and bit pos-1 of value replicated in bit positions pos through 63. If pos is greater than or equal to 64, value is returned. \\
\hline
\end{tabular}

Table 3-1. Pseudo-code Functions (Continued)
\begin{tabular}{|c|c|}
\hline Function & Operation \\
\hline spontaneous_deferral(paddr, size, border, mattr, otype, hint, *defer) & Implementation-dependent routine which optionally forces *defer to TRUE if all of the following are true: spontaneous deferral is enabled, spontaneous deferral is permitted by the programming model, and the processor determines it would be advantageous to defer the speculative load (e.g., based on a miss in some particular level of cache). \\
\hline spontaneous_deferral_enabled() & Implementation-dependent routine which returns TRUE or FALSE, depending on whether spontaneous deferral of speculative loads is enabled or disabled in the processor. \\
\hline tlb_access_key(vaddr, itype) & This function returns, in bits 31:8, the access key from the TLB for the entry corresponding to vaddr and itype; bits 63:32 and 7:0 return 0 . If vaddr is an unimplemented virtual address, or a matching present translation is not found, the value 1 is returned. \\
\hline tlb_broadcast_purge(rid, vaddr, size, type) & Sends a broadcast purge DTC and ITC transaction to other processors in the multiprocessor coherency domain, where the region identifier (rid), virtual address (vaddr) and page size (size) specify the translation entry to purge. The operation waits until all processors that receive the purge have completed the purge operation. The purge type (type) specifies whether the ALAT on other processors should also be purged in conjunction with the TC. \\
\hline tlb_enter_privileged_code() & This function determines the new privilege level for epc from the TLB entry for the page containing this instruction. If the page containing the epc instruction has execute-only page access rights and the privilege level assigned to the page is higher than (numerically less than) the current privilege level, then the current privilege level is set to the privilege level field in the translation for the page containing the epc instruction. \\
\hline tlb_grant_permission(vaddr, type, pl) & \begin{tabular}{l}
Returns a boolean indicating if read, write access is granted for the specified virtual memory address (vaddr) and privilege level (pl). The access type (type) specifies either read or write. The following faults are checked:: \\
- Data Nested TLB fault \\
- Alternate Data TLB fault \\
- VHPT Data fault \\
- Data TLB fault \\
- Data Page Not Present fault \\
- Data NaT Page Consumption fault \\
- Data Key Miss fault \\
If a fault is generated, this function does not return.
\end{tabular} \\
\hline tlb_insert_data(slot, pte0, pte1, vaddr, rid, tr) & Inserts an entry into the DTLB, at the specified slot number. pte0, pte1 compose the translation. vaddr and rid specify the virtual address and region identifier for the translation. If \(t r\) is true the entry is placed in the TR section, otherwise the TC section. \\
\hline tlb_insert_inst(slot, pte0, pte1, vaddr, rid, tr) & Inserts an entry into the ITLB, at the specified slot number. pte0, pte1 compose the translation. vaddr and rid specify the virtual address and region identifier for the translation. If \(t r\) is true, the entry is placed in the TR section, otherwise the TC section. \\
\hline tlb_may_purge_dtc_entries(rid, vaddr, size) & May locally purge DTC entries that match the specified virtual address (vaddr), region identifier (rid) and page size (size). May also invalidate entries that partially overlap the parameters. The extent of purging is implementation dependent. If the purge size is not supported, an implementation may generate a machine check abort or over purge the translation cache up to and including removal of all entries from the translation cache. \\
\hline
\end{tabular}

Table 3-1. Pseudo-code Functions (Continued)
\begin{tabular}{|l|l|}
\hline \multicolumn{1}{|c|}{ Function } & \multicolumn{1}{c|}{ Operation } \\
\hline \begin{tabular}{l} 
tlb_may_purge_itc_entries(rid, vaddr, \\
size)
\end{tabular} & \begin{tabular}{l} 
May locally purge ITC entries that match the specified virtual address (vaddr), region \\
identifier (rid) and page size (size). May also invalidate entries that partially overlap \\
the parameters. The extent of purging is implementation dependent. If the purge size \\
is not supported, an implementation may generate a machine check abort or over \\
purge the translation cache up to and including removal of all entries from the \\
translation cache.
\end{tabular} \\
\hline \begin{tabular}{l} 
tlb_must_purge_dtc_entries(rid, vaddr, \\
size)
\end{tabular} & \begin{tabular}{l} 
Purges all local, possibly overlapping, DTC entries matching the specified region \\
identifier (rid), virtual address (vaddr) and page size (size). vaddr \(\{63: 61\}\)
\end{tabular} \\
(VRN) is ignored in the purge, i.e all entries that match vaddr\{60:0\} must be purged \\
regardless of the VRN bits. If the purge size is not supported, an implementation may \\
generate a machine check abort or over purge the translation cache up to and \\
including removal of all entries from the translation cache. If the specified purge \\
values overlap with an existing DTR translation, an implementation may generate a \\
machine check abort.
\end{tabular}

Table 3-1. Pseudo-code Functions (Continued)
\begin{tabular}{|c|c|}
\hline Function & Operation \\
\hline tlb_translate(vaddr, size, type, cpl, *attr, *defer) & \begin{tabular}{l}
Returns the translated data physical address for the specified virtual memory address (vaddr) when translation enabled; otherwise, returns vaddr. size specifies the size of the access, type specifies the type of access (e.g., read, write, advance, spec). cpl specifies the privilege level for access checking purposes. *attr returns the mapped physical memory attribute. If any fault conditions are detected and deferred, tlb_translate returns with *defer set. If a fault is generated but the fault is not deferred, tlb_translate does not return. tlb_translate checks the following faults: \\
- Unimplemented Data Address fault \\
- Data Nested TLB fault \\
- Alternate Data TLB fault \\
- VHPT Data fault \\
- Data TLB fault \\
- Data Page Not Present fault \\
- Data NaT Page Consumption fault \\
- Data Key Miss fault \\
- Data Key Permission fault \\
- Data Access Rights fault \\
- Data Dirty Bit fault \\
- Data Access Bit fault \\
- Data Debug fault \\
- Unaligned Data Reference fault \\
- Unsupported Data Reference fault
\end{tabular} \\
\hline tlb_translate_nonaccess(vaddr, type) & \begin{tabular}{l}
Returns the translated data physical address for the specified virtual memory address (vaddr). type specifies the type of access (e.g., FC, TPA). If a fault is generated, tlb_translate_nonaccess does not return. The following faults are checked: \\
- Unimplemented Data Address fault \\
- Virtualization fault (tpa only) \\
- Data Nested TLB fault \\
- Alternate Data TLB fault \\
- VHPT Data fault \\
- Data TLB fault \\
- Data Page Not Present fault \\
- Data NaT Page Consumption fault \\
- Data Access Rights fault (fc only)
\end{tabular} \\
\hline tlb_vhpt_hash(vrn, vaddr61, rid, size) & \begin{tabular}{l}
Generates a VHPT entry address for the specified virtual region number (vrn) and 61-bit virtual offset (vaddr61), region identifier (rid) and page size (size). \\
Tlb_vhpt_hash hashes vaddr, rid and size parameters to produce a hash index. The hash index is then masked based on PTA.size and concatenated with PTA.base to generate the VHPT entry address. The long format hash is implementation specific.
\end{tabular} \\
\hline tlb_vhpt_tag(vaddr, rid, size) & Generates a VHPT tag identifier for the specified virtual address (vaddr), region identifier (rid) and page size (size). Tlb_vhpt_tag hashes the vaddr, rid and size parameters to produce translation identifier. The tag in conjunction with the hash index is used to uniquely identify translations in the VHPT. Tag generation is implementation specific. All processor models tag function must guarantee that bit 63 of the generated tag is zero (ti bit). \\
\hline undefined() & Returns an undefined 64-bit value. \\
\hline undefined_behavior() & Causes undefined processor behavior. Extent of undefined behavior is described in Section 3.5, "Undefined Behavior" on page 1:44. \\
\hline
\end{tabular}

Table 3-1. Pseudo-code Functions (Continued)
\begin{tabular}{|l|l|}
\hline \multicolumn{1}{|c|}{ Function } & \\
\hline unimplemented_physical_address_(paddr) & \begin{tabular}{l} 
Return TRUE if the presented physical address is unimplemented on this processor \\
model; FALSE otherwise. This function is model specific.
\end{tabular} \\
\hline \begin{tabular}{l} 
unimplemented_virtual_address_(vaddr, \\
vm)
\end{tabular} & \begin{tabular}{l} 
Return TRUE if the presented virtual address is unimplemented on this processor \\
model; FALSE otherwise. If vm is 1, one additional bit of virtual address is treated as \\
unimplemented. This function is model specific.
\end{tabular} \\
\hline vm_all_probes() & \begin{tabular}{l} 
Returns TRUE if the processor is configured to virtualize all probe instructions when \\
PSR.vm is 1. See Section 11.7.4.2.8, "Probe Instruction Virtualization" on \\
page 2:344 for details.
\end{tabular} \\
\hline vm_disabled() & \begin{tabular}{l} 
Returns TRUE if the processor implements the PSR.vm bit and virtual machine \\
features are disabled. See Section 3.4, "Processor Virtualization" on page \(2: 44\) in \\
SDM and "PAL_PROC_GET_FEATURES - Get Processor Dependent Features \\
\((17) " ~ o n ~ p a g e ~ 2: 446 ~ i n ~ S D M ~ f o r ~ d e t a i l s . ~\)
\end{tabular} \\
\hline vm_select_probes() & \begin{tabular}{l} 
Returns TRUE if the processor is configured to virtualize selected probe instructions \\
when PSR.vm is 1. See Section 11.7.4.2.8, "Probe Instruction Virtualization" on \\
page 2:344 for details.
\end{tabular} \\
\hline vmsw_disabled() & \begin{tabular}{l} 
Returns TRUE if the processor implements the PSR.vm bit and the vmsw instruction \\
is disabled. See Section 3.4, "Processor Virtualization" on page \(2: 44\) in SDM and \\
"PAL_PROC_GET_FEATURES - Get Processor Dependent Features (17)" on \\
page 2:446 in SDM for details.
\end{tabular} \\
\hline zero_ext(value, pos) & \begin{tabular}{l} 
Returns a 64 bit unsigned number with bits pos-1 through 0 taken from value and \\
zeroes in bit positions pos through 63. If pos is greater than or equal to 64, value is \\
returned.
\end{tabular} \\
\hline
\end{tabular}

\section*{Instruction Formats}

Each Itanium instruction is categorized into one of six types; each instruction type may be executed on one or more execution unit types. Table 4-1 lists the instruction types and the execution unit type on which they are executed:

Table 4-1. Relationship between Instruction Type and Execution Unit Type
\begin{tabular}{|c|l|l|}
\hline \begin{tabular}{c} 
Instruction \\
Type
\end{tabular} & \multicolumn{1}{|c|}{ Description } & \multicolumn{1}{|c|}{ Execution Unit Type } \\
\hline A & Integer ALU & I-unit or M-unit \\
\hline I & Non-ALU integer & I-unit \\
\hline M & Memory & M-unit \\
\hline F & Floating-point & F-unit \\
\hline B & Branch & B-unit \\
\hline L+X & Extended & I-unit/B-unit \({ }^{\text {a }}\) \\
\hline
\end{tabular}
a. L+X Major Opcodes 0-7 execute on an I-unit. L+X Major Opcodes 8-F execute on a B-unit.

Three instructions are grouped together into 128-bit sized and aligned containers called bundles. Each bundle contains three 41-bit instruction slots and a 5-bit template field. The format of a bundle is depicted in Figure 4-1.

Figure 4-1. Bundle Format


The template field specifies two properties: stops within the current bundle, and the mapping of instruction slots to execution unit types. Not all combinations of these two properties are allowed - Table 4-2 indicates the defined combinations. The three rightmost columns correspond to the three instruction slots in a bundle; listed within each column is the execution unit type controlled by that instruction slot for each encoding of the template field. A double line to the right of an instruction slot indicates that a stop occurs at that point within the current bundle. See "Instruction Encoding Overview" on page 1:38 for the definition of a stop. Within a bundle, execution order proceeds from slot 0 to slot 2 . Unused template values (appearing as empty rows in Table 4-2) are reserved and cause an Illegal Operation fault.

Extended instructions, used for long immediate integer and long branch instructions, occupy two instruction slots. Depending on the major opcode, extended instructions execute on a B-unit (long branch/call) or an I-unit (all other L+X instructions).

Table 4-2. Template Field Encoding and Instruction Slot Mapping
\begin{tabular}{|c|c|c|c|}
\hline Template & Slot 0 & Slot 1 & Slot 2 \\
\hline 00 & M-unit & I-unit & I-unit \\
\hline 01 & M-unit & I-unit & I-unit \\
\hline 02 & M-unit & I-unit & I-unit \\
\hline 03 & M-unit & I-unit & I-unit \\
\hline 04 & M-unit & L-unit & X-unit \({ }^{\text {a }}\) \\
\hline 05 & M-unit & L-unit & X-unit \({ }^{\text {a }}\) \\
\hline 06 & & & \\
\hline 07 & & & \\
\hline 08 & M-unit & M-unit & I-unit \\
\hline 09 & M-unit & M-unit & I-unit \\
\hline 0A & M-unit & M-unit & I-unit \\
\hline OB & M-unit & M-unit & I-unit \\
\hline OC & M-unit & F-unit & I-unit \\
\hline OD & M-unit & F-unit & I-unit \\
\hline OE & M-unit & M-unit & F-unit \\
\hline OF & M-unit & M-unit & F-unit \\
\hline 10 & M-unit & I-unit & B-unit \\
\hline 11 & M-unit & I-unit & B-unit \\
\hline 12 & M-unit & B-unit & B-unit \\
\hline 13 & M-unit & B-unit & B-unit \\
\hline 14 & & & \\
\hline 15 & & & \\
\hline 16 & B-unit & B-unit & B-unit \\
\hline 17 & B-unit & B-unit & B-unit \\
\hline 18 & M-unit & M-unit & B-unit \\
\hline 19 & M-unit & M-unit & B-unit \\
\hline 1A & & & \\
\hline 1B & & & \\
\hline 1C & M-unit & F-unit & B-unit \\
\hline 1D & M-unit & F-unit & B-unit \\
\hline 1E & & & \\
\hline 1F & & & \\
\hline
\end{tabular}
a. The MLX template was formerly called MLI, and for compatibility, the \(X\) slot may encode break.i and nop.i in addition to any \(X\)-unit instruction.

\subsection*{4.1 Format Summary}

All instructions in the instruction set are 41 bits in length. The leftmost 4 bits (40:37) of each instruction are the major opcode. Table 4-3 shows the major opcode assignments for each of the 5 instruction types - ALU (A), Integer (I), Memory (M), Floating-point (F), and Branch (B). Bundle template bits are used to distinguish among the 4 columns, so the same major op values can be reused in each column.

Unused major ops (appearing as blank entries in Table 4-3) behave in one of four ways:
- Ignored major ops (white entries in Table 4-3) execute as nop instructions.
- Reserved major ops (light gray in the gray scale version of Table 4-3, brown in the color version) cause an Illegal Operation fault.
- Reserved if PR[qp] is 1 major ops (dark gray in the gray scale version of Table 4-3, purple in the color version) cause an Illegal Operation fault if the predicate register specified by the qp field of the instruction (bits 5:0) is 1 and execute as a nop instruction if 0 .
- Reserved if PR[qp] is 1 B -unit major ops (medium gray in the gray scale version of Table 4-3, cyan in the color version) cause an Illegal Operation fault if the predicate register specified by the qp field of the instruction (bits \(5: 0\) ) is 1 and execute as a nop instruction if 0 . These differ from the Reserved if PR [qp] is 1 major ops (purple) only in their RAW dependency behavior (see "RAW Dependency Table" on page \(3: 374\) ).

Table 4-3. Major Opcode Assignments
\begin{tabular}{|c|c|c|c|c|c|}
\hline Major & \multicolumn{5}{|c|}{Instruction Type} \\
\hline \[
\begin{aligned}
& \text { (Bits } \\
& 40: 37)
\end{aligned}
\] & I/A & M/A & F & B & L+X \\
\hline 0 & Misc 0 & Sys/Mem Mgmt 0 & FP Misc 0 & Misc/Indirect Branch \({ }^{0}\) & Misc 0 \\
\hline 1 & 1 & Sys/Mem Mgmt \({ }^{1}\) & FP Misc 1 & Indirect Call 1 & 1 \\
\hline 2 & 2 & 2 & 2 & Indirect Predict/Nop \({ }^{2}\) & 2 \\
\hline 3 & 3 & 3 & 3 & 3 & 3 \\
\hline 4 & Deposit 4 & Int Ld +Reg/getf 4 & FP Compare \({ }^{4}\) & IP-relative Branch \({ }^{4}\) & 4 \\
\hline 5 & Shift/Test Bit \({ }^{5}\) & Int Ld/St +Imm 5 & FP Class 5 & IP-rel Call 5 & 5 \\
\hline 6 & 6 & FP Ld/St +Reg/setf \({ }^{6}\) & 6 & 6 & movl 6 \\
\hline 7 & MM Mpy/Shift \({ }^{7}\) & FP Ld/St +Imm \({ }^{7}\) & 7 & IP-relative Predict \({ }^{7}\) & 7 \\
\hline 8 & ALU/MM ALU \({ }^{8}\) & ALU/MM ALU 8 & fma 8 & e 8 & 8 \\
\hline 9 & Add \(1 m m_{22} 9\) & Add \(\mathrm{Imm}_{22}\) & fma 9 & e 9 & 9 \\
\hline A & A & A & fms A & e A & A \\
\hline B & B & B & fms B & e B & B \\
\hline C & Compare C & Compare C & fnma C & e C & Long Branch \({ }^{\text {C }}\) \\
\hline D & Compare D & Compare D & fnma D & e D & Long Call D \\
\hline E & Compare E & Compare E & fselect/xma E & e E & E \\
\hline F & F & F & F & e F & F \\
\hline
\end{tabular}

Table 4-4 on page 3:296 summarizes all the instruction formats. The instruction fields are color-coded for ease of identification, as described in Table 4-5 on page 3:298. A color version of this chapter is available for those heavily involved in working with the instruction encodings.

The instruction field names, used throughout this chapter, are described in Table 4-6 on page 3:298. The set of special notations (such as whether an instruction is privileged) are listed in Table 4-7 on page 3:299. These notations appear in the "Instruction" column of the opcode tables.

Most instruction containing immediates encode those immediates in more than one instruction field. For example, the 14-bit immediate in the Add Imm \(_{14}\) instruction (format A4) is formed from the imm \(\mathrm{imb}_{\mathrm{b}}\), imm \(\mathrm{imd}_{\text {, }}\), and \(s\) fields. Table 4-74 on page 3:368 shows how the immediates are formed from the instruction fields for each instruction which has an immediate.

Table 4-4. Instruction Format Summary


Table 4-4. Instruction Format Summary (Continued)


Table 4-5. Instruction Field Color Key
\begin{tabular}{|l|l|}
\hline \multicolumn{2}{|c|}{ Field \& Color } \\
\hline ALU Instruction & Opcode Extension \\
\hline Integer Instruction & Opcode Hint Extension \\
Memory Instruction & Immediate \\
\hline Branch Instruction & Indirect Source \\
\hline Floating-point Instruction & Predicate Destination \\
\hline Integer Source & Integer Destination \\
\hline Memory Source & Memory Source \& Destination \\
\hline Shift Source & Shift Immediate \\
\hline Special Register Source & Special Register Destination \\
\hline Floating-point Source & Floating-point Destination \\
\hline Branch Source & Branch Destination \\
\hline Address Source & Branch Tag Immediate \\
Qualifying Predicate & Reserved Instruction \\
\hline Ignored Field/Instruction & Reserved Inst if PR[qp] is 1 \\
\hline & Reserved B-type Inst if PR[qp] is 1 \\
\hline
\end{tabular}

Table 4-6. Instruction Field Names
\begin{tabular}{|c|c|}
\hline Field Name & Description \\
\hline ```
\(\mathrm{ar}_{3}\)
\(b_{1}, b_{2}\)
btype
c
ccount \(_{5 \mathrm{c}}\)
count \(_{5 b}\), count \(_{6 d}\)
cpos \(_{x}\)
\(\mathrm{Cr}_{3}\)
\(\mathrm{Ct}_{2 \mathrm{~d}}\)
d
\(\mathrm{f}_{\mathrm{n}}\)
\(\mathrm{fc}_{2}\), fclass \(_{7 \mathrm{c}}\)
hint
\(\mathrm{i}, \mathrm{i}_{2 \mathrm{~b}}, \mathrm{i}_{2 \mathrm{~d}}, \mathrm{imm}_{\mathrm{x}}\)
ih
\(\operatorname{len}_{4 d}, \operatorname{len}_{6 d}\)
m
mask \(_{x}\)
mbt \(_{4 \mathrm{c}}\), mht \(_{8 \mathrm{c}}\)
p
\(\mathrm{p}_{1}, \mathrm{p}_{2}\)
\(\mathrm{pos}_{6 \mathrm{~b}}\)
q
qp
\(r_{n}\)
s
sf
``` & \begin{tabular}{l}
application register source/target \\
branch register source/target \\
branch type opcode extension \\
complement compare relation opcode extension \\
multimedia shift left complemented shift count immediate \\
multimedia shift right/shift right pair shift count immediate \\
deposit complemented bit position immediate \\
control register source/target \\
multimedia multiply shift/shift and add shift count immediate \\
branch cache deallocation hint opcode extension \\
floating-point register source/target \\
floating-point class immediate \\
memory reference hint opcode extension \\
immediate of length 1, 2, or \(x\) \\
branch importance hint opcode extension \\
extract/deposit length immediate \\
memory reference post-modify opcode extension \\
predicate immediate mask \\
multimedia mux1/mux2 immediate \\
sequential prefetch hint opcode extension \\
predicate register target \\
test bit/extract bit position immediate \\
floating-point reciprocal/reciprocal square-root opcode extension \\
qualifying predicate register source \\
general register source/target \\
immediate sign bit \\
floating-point status field opcode extension
\end{tabular} \\
\hline
\end{tabular}

Table 4-6. Instruction Field Names (Continued)
\begin{tabular}{|l|l|}
\hline \multicolumn{1}{|c|}{ Field Name } & \multicolumn{1}{c|}{ Description } \\
\hline sof, sol, sor & alloc size of frame, size of locals, size of rotating immediates \\
\(t_{a}, t_{b}\) & compare type opcode extension \\
\(t_{2 e}\), timm \(_{x}\) & branch predict tag immediate \\
\(v_{x}\) & reserved opcode extension field \\
\(w h\) & branch whether hint opcode extension \\
\(x, x_{n}\) & opcode extension of length 1 or \(n\) \\
\(y\) & extract/deposit/test bit/test \(\mathrm{NaT} /\) hint opcode extension \\
\(z_{a}, z_{b}\) & multimedia operand size opcode extension \\
\hline
\end{tabular}

Table 4-7. Special Instruction Notations
\begin{tabular}{|l|l|}
\hline \multicolumn{1}{|c|}{ Notation } & \multicolumn{1}{c|}{ Description } \\
\hline e & \begin{tabular}{l} 
instruction ends an instruction group when taken, or for Reserved if PR[qp] is 1 (cyan) \\
encodings and non-branch instructions with a qualifying predicate, when its PR[qp] is \\
1, or for Reserved (brown) encodings, unconditionally \\
instruction must be the first instruction in an instruction group and must either be in \\
f \\
instruction slot 0 or in instruction slot 1 of a template having a stop after slot 0
\end{tabular} \\
I & \begin{tabular}{l} 
instruction is allowed in the I slot of an MLI template \\
instruction must be the last in an instruction group \\
t
\end{tabular} \\
\hline
\end{tabular}

The remaining sections of this chapter present the detailed encodings of all instructions. The "A-Unit Instruction encodings" are presented first, followed by the "I-Unit Instruction Encodings" on page 3:310, "M-Unit Instruction Encodings" on page 3:323, "B-Unit Instruction Encodings" on page 3:349, "F-Unit Instruction Encodings" on page 3:356, and "X-Unit Instruction Encodings" on page 3:365.

Within each section, the instructions are grouped by function, and appear with their instruction format in the same order as in Table 4-4, "Instruction Format Summary" on page \(3: 296\). The opcode extension fields are briefly described and tables present the opcode extension assignments. Unused instruction encodings (appearing as blank entries in the opcode extensions tables) behave in one of four ways:
- Ignored instructions (white color entries in the tables) execute as nop instructions.
- Reserved instructions (light gray color in the gray scale version of the tables, brown color in the color version) cause an Illegal Operation fault.
- Reserved if PR[qp] is 1 instructions (dark gray in the gray scale version of the tables, purple in the color version) cause an Illegal Operation fault if the predicate register specified by the qp field of the instruction (bits \(5: 0\) ) is 1 and execute as a nop instruction if 0 .
- Reserved if PR[qp] is 1 B-unit instructions (medium gray in the gray scale version of the tables, cyan in the color version) cause an Illegal Operation fault if the predicate register specified by the qp field of the instruction (bits 5:0) is 1 and execute as a nop instruction if 0 . These differ from the Reserved if PR[qp] is 1 instructions (purple) only in their RAW dependency behavior (see "RAW Dependency Table" on page 3:374).

Some processors may implement the Reserved if \(P R\) [qp] is 1 (purple) and Reserved if \(\mathrm{PR}[\mathrm{qp}]\) is 1 B -unit (cyan) encodings in the \(L+X\) opcode space as Reserved (brown). These encodings appear in the \(L+X\) column of Table \(4-3\) on page 3:295, and in Table \(4-69\) on page \(3: 366\), Table \(4-70\) on page \(3: 366\), Table \(4-71\) on page \(3: 367\), and Table 4-72 on page \(3: 367\). On processors which implement these encodings as Reserved (brown), the operating system is required to provide an Illegal Operation fault handler which emulates them as Reserved if PR[qp] is 1 (cyan/purple) by decoding the reserved opcodes, checking the qualifying predicate, and returning to the next instruction if PR[qp] is 0 .

Constant 0 fields in instructions must be 0 or undefined operation results. The undefined operation may include checking that the constant field is 0 and causing an Illegal Operation fault if it is not. If an instruction having a constant 0 field also has a qualifying predicate (qp field), the fault or other undefined operation must not occur if \(\operatorname{PR}[q p]\) is 0 . For constant 0 fields in instruction bits 5:0 (normally used for qp), the fault or other undefined operation may or may not depend on the PR addressed by those bits.

Ignored (white space) fields in instructions should be coded as 0 . Although ignored in this revision of the architecture, future architecture revisions may define these fields as hint extensions. These hint extensions will be defined such that the 0 value in each field corresponds to the default hint. It is expected that assemblers will automatically set these fields to zero by default.

Unused opcode hint extension values (white color entries in Hint Completer tables) should not be used by software. Processors must perform the architected functional behavior of the instruction independent of the hint extension value (whether defined or unused), but different processor models may interpret unused opcode hint extension values in different ways, resulting in undesirable performance effects.

\subsection*{4.2 A-Unit Instruction Encodings}

\subsection*{4.2.1 Integer ALU}

All integer ALU instructions are encoded within major opcode 8 using a 2-bit opcode extension field in bits 35:34 ( \(\mathrm{x}_{2 \mathrm{a}}\) ) and most have a second 2-bit opcode extension field in bits 28:27 ( \(\mathrm{x}_{2 \mathrm{~b}}\) ), a 4-bit opcode extension field in bits 32:29 ( \(\mathrm{x}_{4}\) ), and a 1-bit reserved opcode extension field in bit \(33\left(\mathrm{v}_{\mathrm{e}}\right)\). Table 4-8 shows the 2 -bit \(\mathrm{x}_{2 \text { a }}\) and 1 -bit \(\mathrm{v}_{\mathrm{e}}\) assignments, Table 4-9 shows the integer ALU 4-bit+2-bit assignments, and Table 4-12 on page 3:306 shows the multimedia ALU 1-bit+2-bit assignments (which also share major opcode 8).

Table 4-8. Integer ALU 2-bit+1-bit Opcode Extensions
\begin{tabular}{|c|c|c|c|}
\hline \multirow{2}{*}{\begin{tabular}{c} 
Opcode \\
Bits \\
\(40: 37\)
\end{tabular}} & \begin{tabular}{c}
\(x_{2 a}\) \\
Bits \\
\(35: 34\)
\end{tabular} & \multicolumn{2}{|c|}{\begin{tabular}{c}
\(v_{e}\) \\
Bit 33
\end{tabular}} \\
\cline { 3 - 4 } & & 0 & 1 \\
\hline \multirow{4}{*}{8} & 0 & Integer ALU 4-bit+2-bit Ext (Table 4-9) \\
\cline { 2 - 4 } & 1 & \multicolumn{2}{|c|}{ Multimedia ALU 1-bit+2-bit Ext (Table 4-12) } \\
\cline { 2 - 4 } & 2 & adds - imm 14 A4 & \\
\cline { 2 - 4 } & 3 & addp4 - imm 14 A4 & \\
\hline
\end{tabular}

Table 4-9. Integer ALU 4-bit+2-bit Opcode Extensions
\begin{tabular}{|c|c|c|c|c|c|c|c|}
\hline \multirow[t]{2}{*}{\[
\begin{gathered}
\text { Opcode } \\
\text { Bits } \\
40: 37
\end{gathered}
\]} & \multirow[t]{2}{*}{} & \multirow[t]{2}{*}{\[
\begin{gathered}
\mathbf{v}_{\mathrm{e}} \\
\text { Bit } \\
33
\end{gathered}
\]} & \multirow[t]{2}{*}{\[
\begin{gathered}
\mathbf{x}_{4} \\
\text { Bits } \\
32: 29
\end{gathered}
\]} & \multicolumn{4}{|c|}{\[
\begin{gathered}
x_{2 b} \\
\text { Bits 28:27 }
\end{gathered}
\]} \\
\hline & & & & 0 & 1 & 2 & 3 \\
\hline \multirow{16}{*}{8} & \multirow{16}{*}{0} & \multirow{16}{*}{0} & 0 & add A1 & add +1 A1 & & \\
\hline & & & 1 & sub-1 A1 & sub A1 & & \\
\hline & & & 2 & addp4 A1 & & & \\
\hline & & & 3 & and A1 & andcm A1 & or A1 & xor A1 \\
\hline & & & 4 & \multicolumn{4}{|c|}{shladd A2} \\
\hline & & & 5 & & & & \\
\hline & & & 6 & \multicolumn{4}{|c|}{shladdp4 A2} \\
\hline & & & 7 & & & & \\
\hline & & & 8 & & & & \\
\hline & & & 9 & & sub - imm \({ }^{\text {A }}\) A3 & & \\
\hline & & & A & & & & \\
\hline & & & B & and - imm \({ }_{8} \mathrm{~A} 3\) & andcm - imm \({ }_{8}\) A3 & or \(-\mathrm{imm}_{8} \mathrm{~A} 3\) & xor - imm \({ }_{8}\) A3 \\
\hline & & & C & & & & \\
\hline & & & D & & & & \\
\hline & & & E & & & & \\
\hline & & & F & & & & \\
\hline
\end{tabular}

\subsection*{4.2.1.1 Integer ALU - Register-Register}

\begin{tabular}{|c|c|c|c|c|c|c|}
\hline \multirow{2}{*}{Instruction} & \multirow{2}{*}{Operands} & \multirow{2}{*}{Opcode} & \multicolumn{4}{|c|}{Extension} \\
\hline & & & \(\mathrm{x}_{2 \mathrm{a}}\) & \(\mathrm{v}_{\mathrm{e}}\) & \(\mathrm{x}_{4}\) & \(\mathrm{x}_{2 \mathrm{~b}}\) \\
\hline add & \[
\begin{aligned}
& r_{1}=r_{2}, r_{3} \\
& r_{1}=r_{2}, r_{3}, 1
\end{aligned}
\] & \multirow{4}{*}{8} & \multirow{4}{*}{0} & \multirow{4}{*}{0} & 0 & \[
\begin{aligned}
& 0 \\
& 1
\end{aligned}
\] \\
\hline sub & \[
\begin{aligned}
& r_{1}=r_{2}, r_{3} \\
& r_{1}=r_{2}, r_{3}, 1
\end{aligned}
\] & & & & 1 & \[
\begin{aligned}
& 1 \\
& 0
\end{aligned}
\] \\
\hline addp4 & \multirow[b]{2}{*}{\(r_{1}=r_{2}, r_{3}\)} & & & & 2 & 0 \\
\hline and andcm or xor & & & & & 3 & \[
\begin{aligned}
& \hline 0 \\
& 1 \\
& 2 \\
& 3
\end{aligned}
\] \\
\hline
\end{tabular}

\subsection*{4.2.1.2 Shift Left and Add}

\begin{tabular}{|l|l|c|c|c|c|}
\hline \multicolumn{1}{|c|}{ Instruction } & \multicolumn{1}{|c|}{ Operands } & \multirow{2}{*}{ Opcode } & \multicolumn{3}{|c|}{ Extension } \\
\cline { 4 - 6 } & & \(\mathbf{x}_{2 \mathrm{a}}\) & \(\mathrm{v}_{\mathrm{e}}\) & \(\mathrm{x}_{4}\) \\
\hline \begin{tabular}{l} 
shladd \\
shladdp4
\end{tabular} & \(r_{1}=r_{2}\), count \(_{2}, r_{3}\) & 8 & 0 & 0 & 4 \\
6
\end{tabular}

\subsection*{4.2.1.3 Integer ALU - Immediate \(\mathbf{8}^{\text {-Register }}\)}

A3
\begin{tabular}{|c|c|c|c|c|c|c|c|c|c|c|c|}
\hline 40 & \multicolumn{4}{|l|}{373635343332} & \multicolumn{2}{|l|}{29282726} & 2019 & 1312 & \multicolumn{2}{|l|}{65} & 0 \\
\hline 8 & S & \(\mathrm{x}_{2 \mathrm{a}}\) & ve & \(\mathrm{x}_{4}\) & \(\mathrm{x}_{2 \mathrm{~b}}\) & \(r_{3}\) & \(\mathrm{imm}_{7 \mathrm{~b}}\) & \(\mathrm{r}_{1}\) & & qp & \\
\hline 4 & 1 & 2 & 1 & 4 & 2 & 7 & 7 & 7 & & 6 & \\
\hline
\end{tabular}
\begin{tabular}{|c|c|c|c|c|c|c|}
\hline \multirow{2}{*}{Instruction} & \multirow{2}{*}{Operands} & \multirow{2}{*}{Opcode} & \multicolumn{4}{|c|}{Extension} \\
\hline & & & \(\mathrm{x}_{2 \mathrm{a}}\) & \(\mathrm{v}_{\mathrm{e}}\) & \(\mathrm{x}_{4}\) & \(\mathrm{x}_{2 \mathrm{~b}}\) \\
\hline sub & \multirow{5}{*}{\(r_{1}=i m m_{8}, r_{3}\)} & \multirow{5}{*}{8} & \multirow{5}{*}{0} & \multirow{5}{*}{0} & 9 & 1 \\
\hline and & & & & & \multirow{4}{*}{B} & 0 \\
\hline andcm & & & & & & 1 \\
\hline or & & & & & & 2 \\
\hline xor & & & & & & 3 \\
\hline
\end{tabular}

\subsection*{4.2.1.4 Add Immediate \({ }_{14}\)}

A4

\begin{tabular}{|l|c|c|c|c|}
\hline \multicolumn{1}{|c|}{ Instruction } & \multicolumn{1}{c|}{ Operands } & \multirow{2}{c|}{ Opcode } & \multicolumn{2}{|c|}{ Extension } \\
\cline { 4 - 5 } & \multicolumn{2}{|c|}{} & \(\mathbf{x}_{2 \mathrm{a}}\) & \(\mathbf{v}_{\mathrm{e}}\) \\
\hline adds \\
addp4 & \(r_{1}=\operatorname{imm}_{14}, r_{3}\) & 8 & 2 & 0 \\
\hline
\end{tabular}

\subsection*{4.2.1.5 Add Immediate 22}

A5

\begin{tabular}{|l|l|c|}
\hline Instruction & \multicolumn{1}{|c|}{ Operands } & Opcode \\
\hline addl & \(r_{1}=i m m_{22}, r_{3}\) & 9 \\
\hline
\end{tabular}

\subsection*{4.2.2 Integer Compare}

The integer compare instructions are encoded within major opcodes C - E using a 2-bit opcode extension field ( \(\mathrm{x}_{2}\) ) in bits 35:34 and three 1-bit opcode extension fields in bits \(33\left(t_{a}\right), 36\left(t_{b}\right)\), and \(12(c)\), as shown in Table 4-10. The integer compare immediate instructions are encoded within major opcodes C - E using a 2-bit opcode extension field \(\left(\mathrm{x}_{2}\right)\) in bits 35:34 and two 1-bit opcode extension fields in bits \(33\left(\mathrm{t}_{\mathrm{a}}\right)\) and 12 (c), as shown in Table 4-11.

Table 4-10. Integer Compare Opcode Extensions
\begin{tabular}{|c|c|c|c|c|c|c|}
\hline \multirow[t]{2}{*}{} & \multirow[t]{2}{*}{\begin{tabular}{l}
\[
t_{b}
\] \\
Bit
\[
36
\]
\end{tabular}} & \multirow[t]{2}{*}{\[
\begin{aligned}
& \mathrm{ta}_{\mathrm{a}} \\
& \text { Bit } \\
& 33
\end{aligned}
\]} & \multirow[t]{2}{*}{\begin{tabular}{l}
c \\
Bit \\
12
\end{tabular}} & \multicolumn{3}{|c|}{Opcode Bits 40:37} \\
\hline & & & & C & D & E \\
\hline \multirow{8}{*}{0} & \multirow{4}{*}{0} & \multirow{2}{*}{0} & 0 & cmp.lt A6 & cmp.Itu A6 & cmp.eq A6 \\
\hline & & & 1 & cmp.lt.unc A6 & cmp.ltu.unc A6 & cmp.eq.unc A6 \\
\hline & & \multirow{2}{*}{1} & 0 & cmp.eq.and A6 & cmp.eq.or A6 & cmp.eq.or.andcm A6 \\
\hline & & & 1 & cmp.ne.and A6 & cmp.ne.or A6 & cmp.ne.or.andcm A6 \\
\hline & \multirow{4}{*}{1} & \multirow{2}{*}{0} & 0 & cmp.gt.and A7 & cmp.gt.or A7 & cmp.gt.or.andcm A7 \\
\hline & & & 1 & cmp.le.and A7 & cmp.le.or A7 & cmp.le.or.andcm A7 \\
\hline & & \multirow[t]{2}{*}{1} & 0 & cmp.ge.and A7 & cmp.ge.or A7 & cmp.ge.or.andcm A7 \\
\hline & & & 1 & cmp.lt. and A7 & cmp.It.or A7 & cmp.lt.or.andcm A7 \\
\hline \multirow{8}{*}{1} & \multirow{4}{*}{0} & \multirow{2}{*}{0} & 0 & cmp4.It A6 & cmp4.Itu A6 & cmp4.eq A6 \\
\hline & & & 1 & cmp4.It.unc A6 & cmp4.Itu.unc A6 & cmp4.eq.unc A6 \\
\hline & & \multirow{2}{*}{1} & 0 & cmp4.eq.and A6 & cmp4.eq.or A6 & cmp4.eq.or.andcm A6 \\
\hline & & & 1 & cmp4.ne. and A6 & cmp4.ne.or A6 & cmp4.ne.or.andcm A6 \\
\hline & \multirow{4}{*}{1} & \multirow[b]{2}{*}{0} & 0 & cmp4.gt.and A7 & cmp4.gt.or A7 & cmp4.gt.or.andcm A7 \\
\hline & & & 1 & cmp4.le.and A7 & cmp4.le.or A7 & cmp4.le.or.andcm A7 \\
\hline & & \multirow{2}{*}{1} & 0 & cmp4.ge.and A7 & cmp4.ge.or A7 & cmp4.ge.or.andcm A7 \\
\hline & & & 1 & cmp4.It.and A7 & cmp4.It.or A7 & cmp4.lt.or.andcm A7 \\
\hline
\end{tabular}

Table 4-11. Integer Compare Immediate Opcode Extensions
\begin{tabular}{|c|c|c|c|c|c|}
\hline \multirow[t]{2}{*}{} & \multirow[t]{2}{*}{\[
\begin{gathered}
\mathbf{t}_{\mathrm{a}} \\
\text { Bit } \\
33
\end{gathered}
\]} & \multirow[t]{2}{*}{\[
\begin{gathered}
c \\
\text { Bit } \\
12
\end{gathered}
\]} & \multicolumn{3}{|c|}{Opcode Bits 40:37} \\
\hline & & & C & D & E \\
\hline \multirow{4}{*}{2} & \multirow[b]{2}{*}{0} & 0 & cmp.lt - imm 8 A8 & cmp.ltu - imm 8 A8 & cmp.eq - imm 8 A8 \\
\hline & & 1 & cmp.lt.unc - imm \({ }_{8}\) A8 & cmp.ltu.unc - imm \({ }_{8}\) A8 & cmp.eq.unc - imm8 \(\mathrm{A}_{8}\) \\
\hline & \multirow{2}{*}{1} & 0 & cmp.eq.and - imm 88 & cmp.eq.or - imm \(\mathrm{im}_{8}\) A8 & cmp.eq.or.andcm - imm \(\mathrm{im}_{8}\) A8 \\
\hline & & 1 & cmp.ne.and - imm8 48 & cmp.ne.or - imm8 A8 & cmp.ne.or.andcm - imm8 A8 \\
\hline \multirow{4}{*}{3} & \multirow[b]{2}{*}{0} & 0 & cmp4.lt - imm 8 A8 & cmp4.Itu - imm 8 A8 & cmp4.eq - imm 8 A8 \\
\hline & & 1 & cmp4.It.unc - imm 8 A8 & cmp4.Itu.unc - imm \({ }_{8}\) A8 & cmp4.eq.unc - imm \(\mathrm{im}_{8}\) A8 \\
\hline & \multirow[b]{2}{*}{1} & 0 & cmp4.eq.and - imm8 \({ }^{\text {A8 }}\) & cmp4.eq.or - imm8 \({ }^{\text {A8 }}\) & \[
\begin{aligned}
& \text { cmp4.eq.or.andcm }-\mathrm{imm}_{8} \\
& \text { A8 }
\end{aligned}
\] \\
\hline & & 1 & cmp4.ne.and - imm8 48 & cmp4.ne.or - imm8 A8 & \[
\begin{aligned}
& \text { cmp4.ne.or.andcm }-\mathrm{imm}_{8} \\
& \text { A8 }
\end{aligned}
\] \\
\hline
\end{tabular}

\subsection*{4.2.2.1 Integer Compare - Register-Register}

\begin{tabular}{|c|c|c|c|c|c|c|}
\hline \multirow{2}{*}{Instruction} & \multirow[b]{2}{*}{Operands} & \multirow[b]{2}{*}{Opcode} & \multicolumn{4}{|c|}{Extension} \\
\hline & & & \(\mathrm{x}_{2}\) & \(\mathrm{t}_{\mathrm{b}}\) & \(\mathrm{ta}_{\text {a }}\) & c \\
\hline cmp.lt & \multirow{24}{*}{\(p_{1}, p_{2}=r_{2}, r_{3}\)} & C & \multirow{12}{*}{0} & \multirow{12}{*}{0} & \multirow{6}{*}{0} & \multirow{3}{*}{0} \\
\hline cmp.ltu & & D & & & & \\
\hline cmp.eq & & E & & & & \\
\hline cmp.lt.unc & & C & & & & \multirow{3}{*}{1} \\
\hline cmp.ltu.unc & & D & & & & \\
\hline cmp.eq.unc & & E & & & & \\
\hline cmp.eq.and & & C & & & \multirow{6}{*}{1} & \multirow{3}{*}{0} \\
\hline cmp.eq.or & & D & & & & \\
\hline cmp.eq.or.andcm & & E & & & & \\
\hline cmp.ne.and & & C & & & & \multirow{3}{*}{1} \\
\hline cmp.ne.or & & D & & & & \\
\hline cmp.ne.or.andcm & & E & & & & \\
\hline cmp4.It & & C & \multirow{12}{*}{1} & \multirow{12}{*}{0} & \multirow{6}{*}{0} & \multirow{3}{*}{0} \\
\hline cmp4.Itu & & D & & & & \\
\hline cmp4.eq & & E & & & & \\
\hline cmp4.It.unc & & C & & & & \multirow{3}{*}{1} \\
\hline cmp4.Itu.unc & & D & & & & \\
\hline cmp4.eq.unc & & E & & & & \\
\hline cmp4.eq.and & & C & & & \multirow{6}{*}{1} & \multirow{3}{*}{0} \\
\hline cmp4.eq.or & & D & & & & \\
\hline cmp4.eq.or.andcm & & E & & & & \\
\hline cmp4.ne.and & & C & & & & \multirow{3}{*}{1} \\
\hline cmp4.ne.or & & D & & & & \\
\hline cmp4.ne.or.andcm & & E & & & & \\
\hline
\end{tabular}

\subsection*{4.2.2.2 Integer Compare to Zero - Register}

\begin{tabular}{|c|c|c|c|c|c|c|}
\hline \multirow{2}{*}{Instruction} & \multirow{2}{*}{Operands} & \multirow{2}{*}{Opcode} & \multicolumn{4}{|c|}{Extension} \\
\hline & & & \(\mathrm{x}_{2}\) & \(t_{b}\) & \(\mathrm{t}_{\mathrm{a}}\) & c \\
\hline cmp.gt.and cmp.gt.or cmp.gt.or.andcm & \multirow{8}{*}{\(p_{1}, p_{2}=\mathrm{r} 0, r_{3}\)} & \[
\begin{aligned}
& \mathrm{C} \\
& \mathrm{D} \\
& \mathrm{E}
\end{aligned}
\] & \multirow{4}{*}{0} & \multirow{8}{*}{1} & \multirow{2}{*}{0} & 0 \\
\hline cmp.le.and cmp.le.or cmp.le.or.andcm & & \[
\begin{aligned}
& \mathrm{C} \\
& \mathrm{D} \\
& \mathrm{E}
\end{aligned}
\] & & & & 1 \\
\hline cmp.ge.and cmp.ge.or cmp.ge.or.andcm & & \[
\begin{aligned}
& \mathrm{C} \\
& \mathrm{D} \\
& \mathrm{E}
\end{aligned}
\] & & & \multirow[t]{2}{*}{1} & 0 \\
\hline cmp.lt.and cmp.lt.or cmp.lt.or.andcm & & \[
\begin{aligned}
& \mathrm{C} \\
& \mathrm{D} \\
& \mathrm{E}
\end{aligned}
\] & & & & 1 \\
\hline \begin{tabular}{l}
cmp4.gt.and \\
cmp4.gt.or \\
cmp4.gt.or.andcm
\end{tabular} & & \[
\begin{aligned}
& \mathrm{C} \\
& \mathrm{D} \\
& \mathrm{E}
\end{aligned}
\] & \multirow{4}{*}{1} & & \multirow[b]{2}{*}{0} & 0 \\
\hline cmp4.le.and cmp4.le.or cmp4.le.or.andcm & & \[
\begin{aligned}
& \mathrm{C} \\
& \mathrm{D} \\
& \mathrm{E}
\end{aligned}
\] & & & & 1 \\
\hline cmp4.ge.and cmp4.ge.or cmp4.ge.or.andcm & & \[
\begin{aligned}
& \mathrm{C} \\
& \mathrm{D} \\
& \mathrm{E}
\end{aligned}
\] & & & \multirow{2}{*}{1} & 0 \\
\hline cmp4.It.and cmp4.It.or cmp4.It.or.andem & & \[
\begin{aligned}
& \mathrm{C} \\
& \mathrm{D} \\
& \mathrm{E}
\end{aligned}
\] & & & & 1 \\
\hline
\end{tabular}

\subsection*{4.2.2.3 Integer Compare - Immediate-Register}

A8

\begin{tabular}{|c|c|c|c|c|c|}
\hline \multirow{2}{*}{Instruction} & \multirow{2}{*}{Operands} & \multirow[b]{2}{*}{Opcode} & \multicolumn{3}{|c|}{Extension} \\
\hline & & & \(\mathrm{x}_{2}\) & \(\mathrm{ta}_{\text {a }}\) & c \\
\hline \begin{tabular}{l}
cmp.lt \\
cmp.ltu \\
cmp.eq
\end{tabular} & \multirow{8}{*}{\(p_{1}, p_{2}=i m m_{8}, r_{3}\)} & \[
\begin{aligned}
& \text { C } \\
& \text { D } \\
& \text { E }
\end{aligned}
\] & \multirow{4}{*}{2} & \multirow{2}{*}{0} & 0 \\
\hline cmp.lt.unc cmp.ltu.unc cmp.eq.unc & & \[
\begin{aligned}
& \text { C } \\
& \text { D } \\
& \text { E }
\end{aligned}
\] & & & 1 \\
\hline cmp.eq.and cmp.eq.or cmp.eq.or.andcm & & \[
\begin{aligned}
& \text { C } \\
& \text { D } \\
& \text { E }
\end{aligned}
\] & & \multirow{2}{*}{1} & 0 \\
\hline cmp.ne.and cmp.ne.or cmp.ne.or.andcm & & \[
\begin{aligned}
& \mathrm{C} \\
& \mathrm{D} \\
& \mathrm{E}
\end{aligned}
\] & & & 1 \\
\hline \begin{tabular}{l}
cmp4.It \\
cmp4.Itu \\
cmp4.eq
\end{tabular} & & \[
\begin{aligned}
& \text { C } \\
& \text { D } \\
& \text { E }
\end{aligned}
\] & \multirow{4}{*}{3} & \multirow{2}{*}{0} & 0 \\
\hline cmp4.It.unc cmp4.Itu.unc cmp4.eq.unc & & \[
\begin{aligned}
& \text { C } \\
& \text { D } \\
& \text { E }
\end{aligned}
\] & & & 1 \\
\hline cmp4.eq.and cmp4.eq.or cmp4.eq.or.andcm & & \[
\begin{aligned}
& \text { C } \\
& \text { D } \\
& \text { E }
\end{aligned}
\] & & \multirow[t]{2}{*}{1} & 0 \\
\hline \begin{tabular}{l}
cmp4.ne.and \\
cmp4.ne.or \\
cmp4.ne.or.andcm
\end{tabular} & & \[
\begin{aligned}
& \mathrm{C} \\
& \mathrm{D} \\
& \mathrm{E} \\
& \hline
\end{aligned}
\] & & & 1 \\
\hline
\end{tabular}

\subsection*{4.2.3 Multimedia}

All multimedia ALU instructions are encoded within major opcode 8 using two 1-bit opcode extension fields in bits \(36\left(z_{a}\right)\) and \(33\left(z_{b}\right)\) and a 2-bit opcode extension field in bits 35:34 ( \(\mathrm{x}_{2 \mathrm{a}}\) ) as shown in Table 4-12. The multimedia ALU instructions also have a 4-bit opcode extension field in bits 32:29 ( \(x_{4}\) ), and a 2-bit opcode extension field in bits 28:27 ( \(\mathrm{x}_{2 \mathrm{~b}}\) ) as shown in Table 4-13 on page 3:307.

Table 4-12. Multimedia ALU 2-bit+1-bit Opcode Extensions
\begin{tabular}{|c|c|c|c|c|}
\hline \begin{tabular}{c} 
Opcode \\
Bits 40:37
\end{tabular} & \begin{tabular}{c}
\(\mathbf{x}_{2 a}\) \\
Bits 35:34
\end{tabular} & \begin{tabular}{c}
\(\mathbf{z}_{a}\) \\
Bit 36
\end{tabular} & \begin{tabular}{c}
\(\mathbf{z}_{\mathbf{b}}\) \\
Bit 33
\end{tabular} & \\
\hline \multirow{3}{*}{8} & \multirow{3}{*}{8} & \multirow{2}{*}{0} & 0 & Multimedia ALU Size 1 (Table 4-13) \\
\cline { 3 - 4 } & \multirow{3}{*}{1} & 1 & Multimedia ALU Size 2 (Table 4-14) \\
\cline { 3 - 4 } & & 1 & 0 & Multimedia ALU Size 4 (Table 4-15) \\
& & 1 & \\
\hline
\end{tabular}

Table 4-13. Multimedia ALU Size 1 4-bit+2-bit Opcode Extensions
\begin{tabular}{|c|c|c|c|c|c|c|c|c|}
\hline \multirow[t]{2}{*}{\[
\begin{array}{|c}
\text { Opcode } \\
\text { Bits } \\
40: 37
\end{array}
\]} & \multirow[t]{2}{*}{\[
\begin{gathered}
\mathbf{x}_{2 \mathrm{a}} \\
\text { Bits } \\
35: 34
\end{gathered}
\]} & \multirow[t]{2}{*}{\[
\begin{aligned}
& z_{\mathrm{a}} \\
& \text { Bit } \\
& 36
\end{aligned}
\]} & \multirow[t]{2}{*}{\[
\begin{aligned}
& z_{b} \\
& \text { Bit } \\
& 33
\end{aligned}
\]} & \multirow[t]{2}{*}{\[
\begin{gathered}
\mathbf{x}_{4} \\
\text { Bits } \\
32: 29
\end{gathered}
\]} & \multicolumn{4}{|c|}{\begin{tabular}{l}
\[
x_{2 b}
\] \\
Bits 28:27
\end{tabular}} \\
\hline & & & & & 0 & 1 & 2 & 3 \\
\hline \multirow{16}{*}{8} & \multirow{16}{*}{1} & \multirow{16}{*}{0} & \multirow{16}{*}{0} & 0 & padd1 A9 & padd1.sss A9 & padd1.uuu A9 & padd1.uus A9 \\
\hline & & & & 1 & psub1 A9 & psub1.sss A9 & psub1.uuu A9 & psub1.uus A9 \\
\hline & & & & 2 & & & pavg1 A9 & pavg1.raz A9 \\
\hline & & & & 3 & & & pavgsub1 A9 & \\
\hline & & & & 4 & & & & \\
\hline & & & & 5 & & & & \\
\hline & & & & 6 & & & & \\
\hline & & & & 7 & & & & \\
\hline & & & & 8 & & & & \\
\hline & & & & 9 & pcmp1.eq A9 & pcmp1.gt A9 & & \\
\hline & & & & A & & & & \\
\hline & & & & B & & & & \\
\hline & & & & C & & & & \\
\hline & & & & D & & & & \\
\hline & & & & E & & & & \\
\hline & & & & F & & & & \\
\hline
\end{tabular}

Table 4-14. Multimedia ALU Size 2 4-bit+2-bit Opcode Extensions
\begin{tabular}{|c|c|c|c|c|c|c|c|c|}
\hline \multirow[t]{2}{*}{Opcode Bits 40:37} & \multirow[t]{2}{*}{\[
\begin{gathered}
\mathbf{x}_{2 \mathrm{a}} \\
\text { Bits } \\
35: 34
\end{gathered}
\]} & \multirow[t]{2}{*}{\[
\begin{aligned}
& \mathbf{z}_{\mathrm{a}} \\
& \text { Bit } \\
& 36
\end{aligned}
\]} & \multirow[t]{2}{*}{\[
\begin{aligned}
& \mathrm{z}_{\mathrm{b}} \\
& \text { Bit } \\
& 33
\end{aligned}
\]} & \multirow[t]{2}{*}{\[
\begin{gathered}
\mathbf{x}_{4} \\
\text { Bits } \\
32: 29
\end{gathered}
\]} & \multicolumn{4}{|c|}{\begin{tabular}{l}
\(\mathrm{x}_{2 \mathrm{~b}}\) \\
Bits 28:27
\end{tabular}} \\
\hline & & & & & 0 & 1 & 2 & 3 \\
\hline \multirow{16}{*}{8} & \multirow{16}{*}{1} & \multirow{16}{*}{0} & \multirow{16}{*}{1} & 0 & padd2 A9 & padd2.sss A9 & padd2.uuu A9 & padd2.uus A9 \\
\hline & & & & 1 & psub2 A9 & psub2.sss A9 & psub2.uuu A9 & psub2.uus A9 \\
\hline & & & & 2 & & & pavg2 A9 & pavg2.raz A9 \\
\hline & & & & 3 & & & pavgsub2 A9 & \\
\hline & & & & 4 & & & dd2 A10 & \\
\hline & & & & 5 & & & & \\
\hline & & & & 6 & & & dd2 A10 & \\
\hline & & & & 7 & & & & \\
\hline & & & & 8 & & & & \\
\hline & & & & 9 & pcmp2.eq A9 & pcmp2.gt A9 & & \\
\hline & & & & A & & & & \\
\hline & & & & B & & & & \\
\hline & & & & C & & & & \\
\hline & & & & D & & & & \\
\hline & & & & E & & & & \\
\hline & & & & F & & & & \\
\hline
\end{tabular}

Table 4-15. Multimedia ALU Size 4 4-bit+2-bit Opcode Extensions
\begin{tabular}{|c|c|c|c|c|c|c|c|c|}
\hline \multirow[t]{2}{*}{\[
\begin{gathered}
\text { Opcode } \\
\text { Bits } \\
40: 37
\end{gathered}
\]} & \multirow[t]{2}{*}{\[
\begin{gathered}
x_{2 a} \\
\text { Bits } \\
35: 34
\end{gathered}
\]} & \multirow[t]{2}{*}{\[
\begin{array}{|l}
z_{a} \\
\text { Bit } \\
36
\end{array}
\]} & \multirow[t]{2}{*}{\[
\begin{aligned}
& \mathrm{z}_{\mathrm{b}} \\
& \text { Bit } \\
& 33
\end{aligned}
\]} & \multirow[t]{2}{*}{\[
\begin{gathered}
\mathbf{x}_{4} \\
\text { Bits } \\
32: 29
\end{gathered}
\]} & \multicolumn{4}{|c|}{\begin{tabular}{l}
\[
x_{2 b}
\] \\
Bits 28:27
\end{tabular}} \\
\hline & & & & & 0 & 1 & 2 & 3 \\
\hline \multirow{16}{*}{8} & \multirow{16}{*}{1} & \multirow{16}{*}{1} & \multirow{16}{*}{0} & 0 & padd4 A9 & & & \\
\hline & & & & 1 & psub4 A9 & & & \\
\hline & & & & 2 & & & & \\
\hline & & & & 3 & & & & \\
\hline & & & & 4 & & & & \\
\hline & & & & 5 & & & & \\
\hline & & & & 6 & & & & \\
\hline & & & & 7 & & & & \\
\hline & & & & 8 & & & & \\
\hline & & & & 9 & pcmp4.eq A9 & pcmp4.gt A9 & & \\
\hline & & & & A & & & & \\
\hline & & & & B & & & & \\
\hline & & & & C & & & & \\
\hline & & & & D & & & & \\
\hline & & & & E & & & & \\
\hline & & & & F & & & & \\
\hline
\end{tabular}

\subsection*{4.2.3.1 Multimedia ALU}

\begin{tabular}{|c|c|c|c|c|c|c|c|}
\hline \multirow{2}{*}{Instruction} & \multirow{2}{*}{Operands} & \multirow{2}{*}{Opcode} & \multicolumn{5}{|c|}{Extension} \\
\hline & & & \(\mathrm{x}_{2 \mathrm{a}}\) & \(\mathrm{z}_{\mathrm{a}}\) & \(z_{\text {b }}\) & \(\mathrm{x}_{4}\) & \(\mathrm{x}_{2 \mathrm{~b}}\) \\
\hline padd1 padd2 & \multirow{14}{*}{\(r_{1}=r_{2}, r_{3}\)} & \multirow{14}{*}{8} & \multirow{14}{*}{1} & 0 & \[
\begin{aligned}
& 0 \\
& 1
\end{aligned}
\] & \multirow{5}{*}{0} & \multirow[t]{2}{*}{0} \\
\hline padd4 & & & & 1 & 0 & & \\
\hline \begin{tabular}{l}
padd1.sss \\
padd2.sss
\end{tabular} & & & & 0 & \[
\begin{aligned}
& 0 \\
& 1
\end{aligned}
\] & & 1 \\
\hline padd1.uuu padd2.uuu & & & & 0 & \[
\begin{aligned}
& 0 \\
& 1
\end{aligned}
\] & & 2 \\
\hline padd1.uus padd2.uus & & & & 0 & 0
1 & & 3 \\
\hline \begin{tabular}{l}
psub1 \\
psub2 \\
psub4
\end{tabular} & & & & 0
1 & \[
\begin{aligned}
& \hline 0 \\
& 1 \\
& 0
\end{aligned}
\] & & 0 \\
\hline \begin{tabular}{l}
psub1.sss \\
psub2.sss
\end{tabular} & & & & 0 & \[
\begin{aligned}
& 0 \\
& 1
\end{aligned}
\] & 1 & 1 \\
\hline psub1.uuu psub2.uuu & & & & 0 & \[
\begin{aligned}
& 0 \\
& 1
\end{aligned}
\] & & 2 \\
\hline psub1.uus psub2.uus & & & & 0 & \[
\begin{aligned}
& 0 \\
& 1
\end{aligned}
\] & & 3 \\
\hline pavg1 pavg2 & & & & 0 & \[
\begin{aligned}
& 0 \\
& 1
\end{aligned}
\] & 2 & 2 \\
\hline pavg1.raz pavg2.raz & & & & 0 & \[
\begin{aligned}
& 0 \\
& 1
\end{aligned}
\] & & 3 \\
\hline pavgsub1 pavgsub2 & & & & 0 & \[
\begin{aligned}
& 0 \\
& 1
\end{aligned}
\] & 3 & 2 \\
\hline \begin{tabular}{l}
pcmp1.eq \\
pcmp2.eq \\
pcmp4.eq
\end{tabular} & & & & 0
1 & \[
\begin{aligned}
& \hline 0 \\
& 1 \\
& 0
\end{aligned}
\] & 9 & 0 \\
\hline \begin{tabular}{l}
pcmp1.gt \\
pcmp2.gt \\
pcmp4.gt
\end{tabular} & & & & 0
1 & \[
\begin{aligned}
& \hline 0 \\
& 1 \\
& 0
\end{aligned}
\] & & 1 \\
\hline
\end{tabular}

\subsection*{4.2.3.2 Multimedia Shift and Add}

\begin{tabular}{|l|c|c|c|c|c|c|}
\hline \multicolumn{1}{|c|}{ Instruction } & \multicolumn{1}{|c|}{ Operands } & \multirow{4}{|c|}{ Opcode } & \multicolumn{4}{|c|}{ Extension } \\
\cline { 4 - 7 } & & & \(\mathbf{x}_{2 \mathrm{a}}\) & \(\mathbf{z}_{\mathbf{a}}\) & \(\mathbf{z}_{\mathrm{b}}\) & \(\mathbf{x}_{4}\) \\
\hline \begin{tabular}{l} 
pshladd2 \\
pshradd2
\end{tabular} & \(r_{1}=r_{2}\), count \(_{2}, r_{3}\) & 8 & 1 & 0 & 1 & 4 \\
6
\end{tabular}

\subsection*{4.3 I-Unit Instruction Encodings}

\subsection*{4.3.1 Multimedia and Variable Shifts}

All multimedia multiply/shift/max/min/mix/mux/pack/unpack and variable shift instructions are encoded within major opcode 7 using two 1-bit opcode extension fields in bits \(36\left(\mathrm{z}_{\mathrm{a}}\right)\) and \(33\left(\mathrm{z}_{\mathrm{b}}\right)\) and a 1-bit reserved opcode extension in bit \(32\left(\mathrm{v}_{\mathrm{e}}\right)\) as shown in Table 4-16. They also have a 2-bit opcode extension field in bits 35:34 ( \(\mathrm{x}_{2 \mathrm{a}}\) ) and a 2-bit field in bits 29:28 ( \(\mathrm{x}_{2 \mathrm{~b}}\) ) and most have a 2-bit field in bits 31:30 ( \(\mathrm{x}_{2 \mathrm{c}}\) ) as shown in Table 4-17.

Table 4-16. Multimedia and Variable Shift 1-bit Opcode Extensions
\begin{tabular}{|c|c|c|c|c|}
\hline \multirow[t]{2}{*}{\[
\begin{gathered}
\text { Opcode } \\
\text { Bits } \\
40: 37
\end{gathered}
\]} & \multirow[t]{2}{*}{\begin{tabular}{l}
\[
\mathbf{z}_{\mathrm{a}}
\] \\
Bit
\end{tabular}} & \multirow[t]{2}{*}{\begin{tabular}{l}
\(z_{b}\) \\
Bit \\
33
\end{tabular}} & \multicolumn{2}{|c|}{\[
\begin{gathered}
\mathrm{v}_{\mathrm{e}} \\
\text { Bit } 32
\end{gathered}
\]} \\
\hline & & & 0 & 1 \\
\hline \multirow{4}{*}{7} & \multirow{2}{*}{0} & 0 & Multimedia Size 1 (Table 4-17) & \\
\hline & & 1 & Multimedia Size 2 (Table 4-18) & \\
\hline & \multirow{2}{*}{1} & 0 & Multimedia Size 4 (Table 4-19) & \\
\hline & & 1 & Variable Shift (Table 4-20) & \\
\hline
\end{tabular}

Table 4-17. Multimedia Opcode 7 Size 1 2-bit Opcode Extensions
\begin{tabular}{|c|c|c|c|c|c|c|c|c|c|}
\hline \multirow[t]{2}{*}{Opcode Bits 40:37} & \multirow[t]{2}{*}{\[
\begin{aligned}
& z_{a} \\
& \text { Bit } \\
& 36
\end{aligned}
\]} & \multirow[t]{2}{*}{\[
\begin{aligned}
& \mathbf{z}_{\mathrm{b}} \\
& \text { Bit } \\
& 33
\end{aligned}
\]} & \multirow[t]{2}{*}{\[
\begin{aligned}
& v_{e} \\
& \text { Bit } \\
& 32
\end{aligned}
\]} & \multirow[t]{2}{*}{\[
\begin{gathered}
\mathrm{x}_{2 \mathrm{a}} \\
\text { Bits } \\
35: 34
\end{gathered}
\]} & \multirow[t]{2}{*}{\[
\begin{gathered}
\mathbf{x}_{2 b} \\
\text { Bits } \\
29: 28
\end{gathered}
\]} & \multicolumn{4}{|c|}{\[
\begin{gathered}
\mathrm{x}_{2 \mathrm{c}} \\
\text { Bits 31:30 }
\end{gathered}
\]} \\
\hline & & & & & & 0 & 1 & 2 & 3 \\
\hline \multirow{16}{*}{7} & \multirow{16}{*}{0} & \multirow{16}{*}{0} & \multirow{16}{*}{0} & \multirow{4}{*}{0} & 0 & & & & \\
\hline & & & & & 1 & & & & \\
\hline & & & & & 2 & & & & \\
\hline & & & & & 3 & & & & \\
\hline & & & & \multirow{4}{*}{1} & 0 & & & & \\
\hline & & & & & 1 & & & & \\
\hline & & & & & 2 & & & & \\
\hline & & & & & 3 & & & & \\
\hline & & & & \multirow{4}{*}{2} & 0 & & unpack1.h I2 & mix1.r I2 & \\
\hline & & & & & 1 & pmin1.u I2 & pmax1.u I2 & & \\
\hline & & & & & 2 & & unpack1.I 12 & mix 1.112 & \\
\hline & & & & & 3 & & & psad1 I2 & \\
\hline & & & & \multirow{4}{*}{3} & 0 & & & & \\
\hline & & & & & 1 & & & & \\
\hline & & & & & 2 & & & mux1 I3 & \\
\hline & & & & & 3 & & & & \\
\hline
\end{tabular}

Table 4-18. Multimedia Opcode 7 Size 2 2-bit Opcode Extensions
\begin{tabular}{|c|c|c|c|c|c|c|c|c|c|}
\hline \multirow[t]{2}{*}{\[
\begin{gathered}
\text { Opcode } \\
\text { Bits } \\
40: 37
\end{gathered}
\]} & \multirow[t]{2}{*}{\[
\begin{aligned}
& z_{a} \\
& \text { Bit } \\
& 36
\end{aligned}
\]} & \multirow[t]{2}{*}{\[
\begin{array}{|l|}
z_{b} \\
\text { Bit } \\
33
\end{array}
\]} & \multirow[t]{2}{*}{\[
\begin{gathered}
v_{e} \\
\text { Bit } \\
32
\end{gathered}
\]} & \multirow[t]{2}{*}{} & \multirow[t]{2}{*}{\[
\begin{gathered}
X_{2 b} \\
\text { Bits } \\
29: 28
\end{gathered}
\]} & \multicolumn{4}{|c|}{\[
\begin{gathered}
x_{2 c} \\
\text { Bits } 31: 30
\end{gathered}
\]} \\
\hline & & & & & & 0 & 1 & 2 & 3 \\
\hline \multirow{16}{*}{7} & \multirow{16}{*}{0} & \multirow{16}{*}{1} & \multirow{16}{*}{0} & \multirow{4}{*}{0} & 0 & pshr2.u - var I5 & pshl2 - var 17 & & \\
\hline & & & & & 1 & \multicolumn{4}{|c|}{pmpyshr2.u I1} \\
\hline & & & & & 2 & pshr2 - var 15 & & & \\
\hline & & & & & 3 & \multicolumn{4}{|c|}{pmpyshr2 I1} \\
\hline & & & & \multirow{4}{*}{1} & 0 & & & & \\
\hline & & & & & 1 & pshr2.u - fixed 16 & & popent I9 & clz I9 \\
\hline & & & & & 2 & & & & \\
\hline & & & & & 3 & pshr2 - fixed 16 & & & \\
\hline & & & & \multirow{4}{*}{2} & 0 & pack2.uss I2 & unpack2.h I2 & mix2.r I2 & \\
\hline & & & & & 1 & & & & pmpy2.r I2 \\
\hline & & & & & 2 & pack2.sss I2 & unpack2.I I2 & mix2.I 12 & \\
\hline & & & & & 3 & pmin2 I2 & pmax2 I2 & & pmpy2.I I2 \\
\hline & & & & \multirow{4}{*}{3} & 0 & & & & \\
\hline & & & & & 1 & & pshl2 - fixed I8 & & \\
\hline & & & & & 2 & & & mux2 14 & \\
\hline & & & & & 3 & & & & \\
\hline
\end{tabular}

Table 4-19. Multimedia Opcode 7 Size 4 2-bit Opcode Extensions
\begin{tabular}{|c|c|c|c|c|c|c|c|c|c|}
\hline \multirow[t]{2}{*}{\[
\begin{gathered}
\text { Opcode } \\
\text { Bits } \\
40: 37
\end{gathered}
\]} & \multirow[t]{2}{*}{\[
\begin{gathered}
z_{a} \\
\text { Bit } \\
36
\end{gathered}
\]} & \multirow[t]{2}{*}{\[
\begin{aligned}
& z_{b} \\
& \text { Bit } \\
& 33
\end{aligned}
\]} & \multirow[t]{2}{*}{\[
\begin{aligned}
& v_{e} \\
& \text { Bit } \\
& 32
\end{aligned}
\]} & \multirow[t]{2}{*}{} & \multirow[t]{2}{*}{} & \multicolumn{4}{|c|}{\begin{tabular}{l}
\[
x_{2 c}
\] \\
Bits 31:30
\end{tabular}} \\
\hline & & & & & & 0 & 1 & 2 & 3 \\
\hline \multirow{16}{*}{7} & \multirow{16}{*}{1} & \multirow{16}{*}{0} & \multirow{16}{*}{0} & \multirow{4}{*}{0} & 0 & pshr4.u - var I5 & pshl4 - var I7 & & \\
\hline & & & & & 1 & & & & mpy4 I2 \\
\hline & & & & & 2 & pshr4 - var I5 & & & \\
\hline & & & & & 3 & & & & mpyshl4 I2 \\
\hline & & & & \multirow{4}{*}{1} & 0 & & & & \\
\hline & & & & & 1 & pshr4.u - fixed 16 & & & \\
\hline & & & & & 2 & & & & \\
\hline & & & & & 3 & pshr4 - fixed I6 & & & \\
\hline & & & & \multirow{4}{*}{2} & 0 & & unpack4.h 12 & mix4.r l2 & \\
\hline & & & & & 1 & & & & \\
\hline & & & & & 2 & pack4.sss 12 & unpack4.I I2 & mix4.l 12 & \\
\hline & & & & & 3 & & & & \\
\hline & & & & \multirow{4}{*}{3} & 0 & & & & \\
\hline & & & & & 1 & & pshl4 - fixed 18 & & \\
\hline & & & & & 2 & & & & \\
\hline & & & & & 3 & & & & \\
\hline
\end{tabular}

Table 4-20. Variable Shift Opcode 7 2-bit Opcode Extensions
\begin{tabular}{|c|c|c|c|c|c|c|c|c|c|}
\hline Opcode Bits & \[
\begin{aligned}
& \mathbf{z}_{\mathrm{a}} \\
& \text { Bit }
\end{aligned}
\] & \[
\begin{aligned}
& \mathbf{z}_{b} \\
& \text { Bit }
\end{aligned}
\] & \[
\begin{array}{|c|}
\hline \mathbf{v}_{\mathrm{e}} \\
\text { Bit }
\end{array}
\] & \[
\begin{aligned}
& \mathbf{x}_{2 \mathrm{a}} \\
& \text { Bits }
\end{aligned}
\] & \(X_{2 b}\) Bits & & & & \\
\hline 40:37 & 36 & 33 & 32 & 35:34 & 29:28 & 0 & 1 & 2 & 3 \\
\hline \multirow{16}{*}{7} & \multirow{16}{*}{1} & \multirow{16}{*}{1} & \multirow{16}{*}{0} & \multirow{4}{*}{0} & 0 & shr.u - var I5 & shl - var I7 & & \\
\hline & & & & & 1 & & & & \\
\hline & & & & & 2 & shr - var I5 & & & \\
\hline & & & & & 3 & & & & \\
\hline & & & & \multirow{4}{*}{1} & 0 & & & & \\
\hline & & & & & 1 & & & & \\
\hline & & & & & 2 & & & & \\
\hline & & & & & 3 & & & & \\
\hline & & & & \multirow{4}{*}{2} & 0 & & & & \\
\hline & & & & & 1 & & & & \\
\hline & & & & & 2 & & & & \\
\hline & & & & & 3 & & & & \\
\hline & & & & \multirow{4}{*}{3} & 0 & & & & \\
\hline & & & & & 1 & & & & \\
\hline & & & & & 2 & & & & \\
\hline & & & & & 3 & & & & \\
\hline
\end{tabular}

\subsection*{4.3.1.1 Multimedia Multiply and Shift}

I1

\begin{tabular}{|l|c|c|c|c|c|c|c|}
\hline \multirow{2}{*}{ Instruction } & \multirow{2}{*}{ Operands } & \multirow{2}{*}{ Opcode } & \multicolumn{5}{|c|}{ Extension } \\
\cline { 4 - 8 } & & \(\mathbf{z}_{\mathbf{a}}\) & \(\mathbf{z}_{\mathbf{b}}\) & \(\mathbf{v}_{\mathbf{e}}\) & \(\mathbf{x}_{2 \mathrm{a}}\) & \(\mathbf{x}_{2 \mathrm{~b}}\) \\
\hline \begin{tabular}{l} 
pmpyshr2 \\
pmpyshr2.u
\end{tabular} & \(r_{1}=r_{2}, r_{3}\), count \(_{2}\) & 7 & 0 & 1 & 0 & 0 & 3 \\
1
\end{tabular}

\subsection*{4.3.1.2 Multimedia Multiply/Mix/Pack/Unpack}

\begin{tabular}{|c|c|c|c|c|c|c|c|c|}
\hline \multirow{2}{*}{Instruction} & \multirow{2}{*}{Operands} & \multirow{2}{*}{Opcode} & \multicolumn{6}{|c|}{Extension} \\
\hline & & & \(\mathrm{za}_{\mathrm{a}}\) & \(\mathrm{z}_{\mathrm{b}}\) & \(\mathrm{v}_{\mathrm{e}}\) & \(\mathrm{x}_{2 \mathrm{a}}\) & \(\mathrm{x}_{2 \mathrm{~b}}\) & \(\mathrm{x}_{2 \mathrm{c}}\) \\
\hline \begin{tabular}{l}
mpy4 \\
mpyshl4
\end{tabular} & \multirow{11}{*}{\(r_{1}=r_{2}, r_{3}\)} & \multirow{11}{*}{7} & 1 & 0 & \multirow{11}{*}{0} & 0 & \[
\begin{aligned}
& 1 \\
& 3
\end{aligned}
\] & 3 \\
\hline \[
\begin{aligned}
& \hline \text { pmpy2.r } \\
& \text { pmpy2. }
\end{aligned}
\] & & & 0 & 1 & & \multirow{10}{*}{2} & \[
\begin{aligned}
& 1 \\
& 3
\end{aligned}
\] & 3 \\
\hline \begin{tabular}{l}
mix1.r \\
mix2.r \\
mix4.r
\end{tabular} & & & \[
\begin{aligned}
& 0 \\
& 0 \\
& 1
\end{aligned}
\] & \[
\begin{aligned}
& 0 \\
& 1 \\
& 0
\end{aligned}
\] & & & 0 & \multirow[b]{2}{*}{2} \\
\hline \[
\begin{aligned}
& \operatorname{mix} 1 . I \\
& \operatorname{mix} 2.1 \\
& \operatorname{mix} 4.1
\end{aligned}
\] & & & \[
\begin{aligned}
& 0 \\
& 0 \\
& 1
\end{aligned}
\] & \[
\begin{aligned}
& 0 \\
& 1 \\
& 0
\end{aligned}
\] & & & 2 & \\
\hline pack2.uss & & & 0 & 1 & & & 0 & \\
\hline pack2.sss pack4.sss & & & \[
\begin{aligned}
& 0 \\
& 1
\end{aligned}
\] & \[
\begin{aligned}
& 1 \\
& 0
\end{aligned}
\] & & & 2 & 0 \\
\hline unpack1.h unpack2.h unpack4.h & & & 0
0
1 & \[
\begin{aligned}
& 0 \\
& 1 \\
& 0
\end{aligned}
\] & & & 0 & 1 \\
\hline unpack1.I unpack2.I unpack4.I & & & \[
\begin{aligned}
& 0 \\
& 0 \\
& 1
\end{aligned}
\] & \[
\begin{aligned}
& 0 \\
& 1 \\
& 0
\end{aligned}
\] & & & 2 & \\
\hline pmin1.u pmax1.u & & & 0 & 0 & & & 1 & \[
\begin{aligned}
& 0 \\
& 1
\end{aligned}
\] \\
\hline pmin2 pmax2 & & & 0 & 1 & & & 3 & \[
\begin{aligned}
& 0 \\
& 1
\end{aligned}
\] \\
\hline psad1 & & & 0 & 0 & & & 3 & 2 \\
\hline
\end{tabular}

\subsection*{4.3.1.3 Multimedia Mux1}

\begin{tabular}{|l|c|c|c|c|c|c|c|c|}
\hline \multirow{2}{*}{ Instruction } & \multirow{2}{*}{ Operands } & \multirow{2}{*}{ Opcode } & \multicolumn{6}{|c|}{ Extension } \\
\cline { 4 - 10 } & & & \(\mathbf{z}_{\mathrm{a}}\) & \(\mathbf{z}_{\mathbf{b}}\) & \(\mathbf{v}_{\mathbf{e}}\) & \(\mathbf{x}_{\mathbf{2 a}}\) & \(\mathbf{x}_{\mathbf{2 b}}\) & \(\mathbf{x}_{\mathbf{2 c}}\) \\
\hline mux1 & \(r_{1}=r_{2}\), mbtype \(_{4}\) & 7 & 0 & 0 & 0 & 3 & 2 & 2 \\
\hline
\end{tabular}

\subsection*{4.3.1.4 Multimedia Mux2}

14
\begin{tabular}{|c|c|c|c|c|c|c|c|c|c|c|}
40 & \multicolumn{8}{c}{2019} & \multicolumn{2}{c}{1312} \\
\hline 7 & \(\mathrm{z}_{\mathrm{a}}\) & \(\mathrm{x}_{2 \mathrm{a}}\) & \(\mathrm{z}_{\mathrm{b}}\) & \(\mathrm{v}_{\mathrm{e}}\) & \(\mathrm{x}_{2 \mathrm{c}}\) & \(\mathrm{x}_{2 \mathrm{~b}}\) & \(\mathrm{mht}_{8 \mathrm{c}}\) & \(\mathrm{r}_{2}\) & \(\mathrm{r}_{1}\) & q \\
\hline 4 & 1 & 2 & 1 & 1 & 2 & 2 & 8 & 7 & 7 & 6 \\
\hline
\end{tabular}
\begin{tabular}{|c|c|c|c|c|c|c|c|c|}
\hline \multirow{2}{*}{Instruction} & \multirow{2}{*}{Operands} & \multirow{2}{*}{Opcode} & \multicolumn{6}{|c|}{Extension} \\
\hline & & & \(\mathrm{z}_{\mathrm{a}}\) & \(\mathrm{z}_{\mathrm{b}}\) & \(\mathrm{v}_{\mathrm{e}}\) & \(\mathrm{x}_{2 \mathrm{a}}\) & \(\mathrm{x}_{2 \mathrm{~b}}\) & \(\mathrm{x}_{2 \mathrm{c}}\) \\
\hline mux2 & \(r_{1}=r_{2}\), mhtype \(_{8}\) & 7 & 0 & 1 & 0 & 3 & 2 & 2 \\
\hline
\end{tabular}

\subsection*{4.3.1.5 Shift Right - Variable}

15

\begin{tabular}{|c|c|c|c|c|c|c|c|c|}
\hline \multirow{2}{*}{Instruction} & \multirow{2}{*}{Operands} & \multirow{2}{*}{Opcode} & \multicolumn{6}{|c|}{Extension} \\
\hline & & & \(\mathrm{z}_{\mathrm{a}}\) & \(\mathrm{z}_{\mathrm{b}}\) & \(\mathrm{v}_{\mathrm{e}}\) & \(\mathrm{x}_{2 \mathrm{a}}\) & \(\mathrm{x}_{2 \mathrm{~b}}\) & \(\mathrm{x}_{2 \mathrm{c}}\) \\
\hline pshr2 & \multirow{6}{*}{\(r_{1}=r_{3}, r_{2}\)} & \multirow{6}{*}{7} & 0 & 1 & \multirow{6}{*}{0} & \multirow{6}{*}{0} & & \multirow{6}{*}{0} \\
\hline pshr4 & & & 1 & 0 & & & 2 & \\
\hline shr & & & 1 & 1 & & & & \\
\hline pshr2.u & & & 0 & 1 & & & & \\
\hline pshr4.u & & & 1 & 0 & & & 0 & \\
\hline shr.u & & & 1 & 1 & & & & \\
\hline
\end{tabular}

\subsection*{4.3.1.6 Multimedia Shift Right - Fixed}

16

\begin{tabular}{|c|c|c|c|c|c|c|c|c|}
\hline \multirow{2}{*}{Instruction} & \multirow{2}{*}{Operands} & \multirow{2}{*}{Opcode} & \multicolumn{6}{|c|}{Extension} \\
\hline & & & \(\mathrm{za}_{\mathrm{a}}\) & \(\mathrm{z}_{\mathrm{b}}\) & \(\mathrm{v}_{\mathrm{e}}\) & \(\mathrm{x}_{2 \mathrm{a}}\) & \(\mathrm{x}_{2 \mathrm{~b}}\) & \(\mathrm{x}_{2 \mathrm{c}}\) \\
\hline \begin{tabular}{l}
pshr2 \\
pshr4
\end{tabular} & \multirow[b]{2}{*}{\(r_{1}=r_{3}\), count} & \multirow[b]{2}{*}{7} & \[
\begin{aligned}
& 0 \\
& 1
\end{aligned}
\] & 1
0 & \multirow[b]{2}{*}{0} & \multirow[b]{2}{*}{1} & 3 & \multirow[b]{2}{*}{0} \\
\hline \begin{tabular}{l}
pshr2.u \\
pshr4.u
\end{tabular} & & & \[
\begin{aligned}
& 0 \\
& 1
\end{aligned}
\] & 1
0 & & & 1 & \\
\hline
\end{tabular}

\subsection*{4.3.1.7 Shift Left - Variable}

17
\begin{tabular}{|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|}
\hline 40 & \multicolumn{6}{|l|}{373635343332313029282726} & \multicolumn{2}{|r|}{2019} & \multicolumn{2}{|r|}{1312} & \multicolumn{3}{|c|}{65} & 0 \\
\hline 7 & \(\mathrm{z}_{\mathrm{a}}\) & \(\mathrm{x}_{2 \mathrm{a}}\) & \(\mathrm{z}_{\mathrm{b}} \mathrm{v}_{\mathrm{e}}\) & \({ }_{2} \mathrm{c}\) & \(\mathrm{x}_{2 \mathrm{~b}}\) & & \(\mathrm{r}_{3}\) & & \(\mathrm{r}_{2}\) & & \(\mathrm{r}_{1}\) & & qp & \\
\hline 4 & 1 & 2 & 11 & 2 & 2 & 1 & 7 & & 7 & & 7 & & 6 & \\
\hline
\end{tabular}
\begin{tabular}{|l|l|c|c|c|c|c|c|c|}
\hline \multirow{2}{*}{ Instruction } & \multirow{2}{*}{ Operands } & \multirow{2}{*}{ Opcode } & \multicolumn{6}{|c|}{ Extension } \\
\cline { 4 - 9 } & & & \(\mathbf{z}_{\mathrm{a}}\) & \(\mathbf{z}_{\mathrm{b}}\) & \(\mathbf{v}_{\mathbf{e}}\) & \(\mathbf{x}_{\mathbf{2 a}}\) & \(\mathbf{x}_{\mathbf{2 b}}\) & \(\mathbf{x}_{2 \mathrm{c}}\) \\
\hline pshl2 & & & 0 & 1 & & & & \\
pshl4 & \(r_{1}=r_{2}, r_{3}\) & 7 & 1 & 0 & 0 & 0 & 0 & 1 \\
shl & & & 1 & 1 & & & & \\
\hline
\end{tabular}

\subsection*{4.3.1.8 Multimedia Shift Left - Fixed}

18

\begin{tabular}{|l|c|c|c|c|c|c|c|c|}
\hline \multirow{2}{*}{ Instruction } & \multirow{2}{*}{ Operands } & \multirow{2}{*}{ Opcode } & \multicolumn{6}{|c|}{ Extension } \\
\cline { 4 - 9 } & & & \(\mathbf{z}_{\mathbf{a}}\) & \(\mathbf{z}_{\mathbf{b}}\) & \(\mathbf{v}_{\mathbf{e}}\) & \(\mathbf{x}_{2 \mathrm{a}}\) & \(\mathbf{x}_{\mathbf{2 b}}\) & \(\mathbf{x}_{2 \mathrm{c}}\) \\
\hline pshl2 & \(r_{1}=r_{2}\), count \(_{5}\) & 7 & \begin{tabular}{c}
0 \\
1
\end{tabular} & \begin{tabular}{l}
1 \\
0
\end{tabular} & 0 & 3 & 1 & 1 \\
\hline
\end{tabular}

\subsection*{4.3.1.9 Bit Strings}

19

\begin{tabular}{|c|c|c|c|c|c|c|c|c|}
\hline \multirow{2}{*}{Instruction} & \multirow{2}{*}{Operands} & \multirow[b]{2}{*}{Opcode} & \multicolumn{6}{|c|}{Extension} \\
\hline & & & \(\mathrm{za}_{\mathrm{a}}\) & \(\mathrm{z}_{\mathrm{b}}\) & \(\mathrm{v}_{\mathrm{e}}\) & \(\mathrm{x}_{2 \mathrm{a}}\) & \(\mathrm{x}_{2 \mathrm{~b}}\) & \(\mathrm{x}_{2 \mathrm{c}}\) \\
\hline popent & \multirow[b]{2}{*}{\(r_{1}=r_{3}\)} & \multirow[b]{2}{*}{7} & \multirow[b]{2}{*}{0} & \multirow[b]{2}{*}{1} & \multirow[b]{2}{*}{0} & \multirow[b]{2}{*}{1} & \multirow[b]{2}{*}{1} & 2 \\
\hline clz & & & & & & & & 3 \\
\hline
\end{tabular}

\subsection*{4.3.2 Integer Shifts}

The integer shift, test bit, and test NaT instructions are encoded within major opcode 5 using a 2-bit opcode extension field in bits 35:34 ( \(x_{2}\) ) and a 1-bit opcode extension field in bit 33 (x). The extract and test bit instructions also have a 1-bit opcode extension field in bit \(13(y)\). Table 4-21 shows the test bit, extract, and shift right pair assignments.

Table 4-21. Integer Shift/Test Bit/Test NaT 2-bit Opcode Extensions
\begin{tabular}{|c|c|c|c|c|}
\hline \multirow[t]{2}{*}{Opcode Bits 40:37} & \multirow[t]{2}{*}{\[
\begin{gathered}
x_{2} \\
\text { Bits } 35: 34
\end{gathered}
\]} & \multirow[t]{2}{*}{\[
\begin{gathered}
\mathbf{x} \\
\text { Bit } 33
\end{gathered}
\]} & \multicolumn{2}{|c|}{\begin{tabular}{l}
y \\
Bit 13
\end{tabular}} \\
\hline & & & 0 & 1 \\
\hline \multirow{4}{*}{5} & 0 & \multirow{4}{*}{0} & Test Bit (Table 4-23) & Test NaT/Test Feature (Table 4-23) \\
\hline & 1 & & extr.u I11 & extr I11 \\
\hline & 2 & & & \\
\hline & 3 & & \multicolumn{2}{|c|}{shrp 110} \\
\hline
\end{tabular}

Most deposit instructions also have a 1-bit opcode extension field in bit 26 (y). Table 4-22 shows these assignments.
Table 4-22. Deposit Opcode Extensions
\begin{tabular}{|c|c|c|c|c|}
\hline \multirow[t]{2}{*}{Opcode Bits 40:37} & \multirow[t]{2}{*}{\[
\begin{gathered}
x_{2} \\
\text { Bits } 35: 34
\end{gathered}
\]} & \multirow[t]{2}{*}{\[
\begin{gathered}
\mathrm{x} \\
\text { Bit } 33
\end{gathered}
\]} & \multicolumn{2}{|c|}{\begin{tabular}{l}
y \\
Bit 26
\end{tabular}} \\
\hline & & & 0 & 1 \\
\hline \multirow{4}{*}{5} & 0 & \multirow{4}{*}{1} & \multicolumn{2}{|l|}{Test Bit/Test \(\mathrm{NaT/Test}\) Feature (Table 4-23)} \\
\hline & 1 & & dep.z I12 & dep.z - imm \({ }_{8} 113\) \\
\hline & 2 & & & \\
\hline & 3 & & \multicolumn{2}{|c|}{dep - imm 114} \\
\hline
\end{tabular}

\subsection*{4.3.2.1 Shift Right Pair}

110
\begin{tabular}{|c|c|c|c|c|c|c|c|c|}
40 & \multicolumn{8}{c}{2019} \\
\hline 5 & & \(\mathrm{x}_{2}\) & x & count \(_{6 \mathrm{~d}}\) & \(\mathrm{r}_{3}\) & \(\mathrm{r}_{2}\) & \(\mathrm{r}_{1}\) & q \\
\hline 4 & 1 & 2 & 1 & 6 & 7 & 7 & 7 & 6 \\
\hline
\end{tabular}
\begin{tabular}{|l|l|c|c|c|}
\hline \multirow{2}{*}{ Instruction } & \multicolumn{2}{|c|}{ Operands } & \multirow{2}{*}{ Opcode } & \multicolumn{2}{|c|}{ Extension } \\
\cline { 4 - 5 } \cline { 3 - 5 } & & & \(\mathrm{x}_{2}\) & x \\
\hline shrp & \(r_{1}=r_{2}, r_{3}\), count \(_{6}\) & 5 & 3 & 0 \\
\hline
\end{tabular}

\subsection*{4.3.2.2 Extract}

111

\begin{tabular}{|l|l|c|c|c|c|}
\hline \multicolumn{1}{|c|}{ Instruction } & \multicolumn{1}{|c|}{ Operands } & \multirow{2}{*}{ Opcode } & \multicolumn{3}{|c|}{ Extension } \\
\cline { 4 - 6 } & \multicolumn{1}{|c|}{} & \(\mathbf{x}_{2}\) & \(\mathbf{x}\) & \(\mathbf{y}\) \\
\hline \begin{tabular}{l} 
extr.u \\
extr
\end{tabular} & \(r_{1}=r_{3}, \operatorname{pos}_{6}, \operatorname{len}_{6}\) & 5 & 1 & 0 & 0 \\
1
\end{tabular}

\subsection*{4.3.2.3 Zero and Deposit}

\begin{tabular}{|l|l|c|c|c|c|}
\hline \multirow{2}{*}{ Instruction } & \multirow{2}{*}{ Operands } & \multirow{2}{*}{ Opcode } & \multicolumn{3}{|c|}{ Extension } \\
\cline { 3 - 6 } & & & \(\mathbf{x}_{2}\) & \(\mathbf{x}\) & \(\mathbf{y}\) \\
\hline dep.z & \(r_{1}=r_{2}, \operatorname{pos}_{6}, \operatorname{len}_{6}\) & 5 & 1 & 1 & 0 \\
\hline
\end{tabular}

\subsection*{4.3.2.4 Zero and Deposit Immediate \({ }_{8}\)}

113

\begin{tabular}{|l|c|c|c|c|c|}
\hline \multirow{2}{*}{ Instruction } & \multirow{2}{*}{ Operands } & \multirow{3}{|c|}{ Opcode } & \multicolumn{3}{|c|}{ Extension } \\
\cline { 4 - 6 } & & & \(\mathbf{x}_{2}\) & \(\mathbf{x}\) & \(\mathbf{y}\) \\
\hline dep.z & \(r_{1}=\operatorname{imm}_{8}, \operatorname{pos}_{6}, \operatorname{len}_{6}\) & 5 & 1 & 1 & 1 \\
\hline
\end{tabular}

\subsection*{4.3.2.5 Deposit Immediate \({ }_{1}\)}

I14

\begin{tabular}{|l|l|c|c|c|}
\hline \multirow{2}{*}{ Instruction } & \multirow{2}{*}{ Operands } & \multirow{2}{|c|}{ Opcode } & \multicolumn{2}{|c|}{ Extension } \\
\cline { 3 - 5 } & & & \(\mathbf{x}_{2}\) & \(\mathbf{x}\) \\
\hline \(\operatorname{dep}\) & \(r_{1}=i m m_{1}, r_{3}, \operatorname{pos}_{6}, \operatorname{len}_{6}\) & 5 & 3 & 1 \\
\hline
\end{tabular}
4.3.2.6 Deposit

115
\begin{tabular}{|c|c|c|c|c|c|c|c|c|}
\hline \multicolumn{2}{|c|}{3736} & 3130 & 2726 & 2019 & 1312 & 6 & & 0 \\
\hline 4 & \(\mathrm{cpos}_{6 \mathrm{~d}}\) & \(\mathrm{len}_{4 \mathrm{~d}}\) & \(r_{3}\) & \(\mathrm{r}_{2}\) & \(\mathrm{r}_{1}\) & & qp & \\
\hline 4 & 6 & 4 & 7 & 7 & 7 & & 6 & \\
\hline
\end{tabular}
\begin{tabular}{|l|l|c|}
\hline Instruction & \multicolumn{1}{|c|}{ Operands } & Opcode \\
\hline \(\operatorname{dep}\) & \(r_{1}=r_{2}, r_{3}, \operatorname{pos}_{6}, \operatorname{len}_{4}\) & 4 \\
\hline
\end{tabular}

\subsection*{4.3.3 Test Bit}

All test bit instructions are encoded within major opcode 5 using a 2-bit opcode extension field in bits 35:34 ( \(\mathrm{x}_{2}\) ) plus five 1-bit opcode extension fields in bits \(33\left(\mathrm{t}_{\mathrm{a}}\right)\), \(36\left(\mathrm{t}_{\mathrm{b}}\right), 12(\mathrm{c}), 13(\mathrm{y})\) and \(19(\mathrm{x})\). Table 4-23 summarizes these assignments.

Table 4-23. Test Bit Opcode Extensions
\begin{tabular}{|c|c|c|c|c|c|c|c|}
\hline \multirow[t]{2}{*}{\begin{tabular}{l}
Opcode \\
Bits 40:37
\end{tabular}} & \multirow[t]{2}{*}{} & \multirow[t]{2}{*}{\[
\begin{gathered}
\mathrm{t}_{\mathrm{a}} \\
\text { Bit } 33
\end{gathered}
\]} & \multirow[t]{2}{*}{\[
\begin{gathered}
t_{b} \\
\text { Bit } 36
\end{gathered}
\]} & \multirow[t]{2}{*}{\[
\begin{gathered}
\text { C } \\
\text { Bit } 12
\end{gathered}
\]} & \multirow[t]{2}{*}{\[
\begin{gathered}
\mathrm{y} \\
\text { Bit } 13
\end{gathered}
\]} & \multicolumn{2}{|c|}{Bit 19} \\
\hline & & & & & & 0 & 1 \\
\hline \multirow{16}{*}{5} & \multirow{16}{*}{0} & \multirow{8}{*}{0} & \multirow{4}{*}{0} & \multirow{2}{*}{0} & 0 & \multicolumn{2}{|c|}{tbit.z I16} \\
\hline & & & & & 1 & tnat.z 117 & tf.z I30 \\
\hline & & & & \multirow{2}{*}{1} & 0 & \multicolumn{2}{|c|}{tbit.z.unc 116} \\
\hline & & & & & 1 & tnat.z.unc l17 & tf.z.unc 130 \\
\hline & & & \multirow{4}{*}{1} & \multirow{2}{*}{0} & 0 & \multicolumn{2}{|c|}{tbit.z.and I16} \\
\hline & & & & & 1 & tnat.z.and I17 & tf.z.and I30 \\
\hline & & & & \multirow{2}{*}{1} & 0 & \multicolumn{2}{|c|}{tbit.nz.and I16} \\
\hline & & & & & 1 & tnat.nz.and I17 & tf.nz.and I30 \\
\hline & & \multirow{8}{*}{1} & \multirow{4}{*}{0} & \multirow{2}{*}{0} & 0 & \multicolumn{2}{|c|}{tbit.z.or I16} \\
\hline & & & & & 1 & tnat.z.or 117 & tf.z.or I30 \\
\hline & & & & 1 & 0 & tbit. & \\
\hline & & & & & 1 & tnat.nz.or 117 & tf.nz.or I30 \\
\hline & & & \multirow{4}{*}{1} & \multirow{2}{*}{0} & 0 & \multicolumn{2}{|c|}{tbit.z.or.andem 116} \\
\hline & & & & & 1 & tnat.z.or.andcm 117 & tf.z.or.andcm 130 \\
\hline & & & & \multirow{2}{*}{1} & 0 & \multicolumn{2}{|c|}{tbit.nz.or.andcm 116} \\
\hline & & & & & 1 & tnat.nz.or.andcm 117 & tf.nz.or.andcm I30 \\
\hline
\end{tabular}

\subsection*{4.3.3.1 Test Bit}

116
\begin{tabular}{|c|c|c|c|c|c|c|c|c|c|c|c|}
\hline \multicolumn{4}{|r|}{373635343332} & \multicolumn{2}{|c|}{2726} & 2019 & \multicolumn{3}{|l|}{14131211} & 65 & 0 \\
\hline 5 & \(t_{b}\) & \(\mathrm{X}_{2}\) & \(\mathrm{t}_{\mathrm{a}}\) & \(\mathrm{p}_{2}\) & \(r_{3}\) & \(\mathrm{pos}_{6 \mathrm{~b}}\) & y & c & \(\mathrm{p}_{1}\) & qp & \\
\hline 4 & 1 & 2 & 1 & 6 & 7 & 6 & 1 & 1 & 6 & 6 & \\
\hline
\end{tabular}
\begin{tabular}{|c|c|c|c|c|c|c|c|}
\hline \multirow{2}{*}{Instruction} & \multirow{2}{*}{Operands} & \multirow{2}{*}{Opcode} & \multicolumn{5}{|c|}{Extension} \\
\hline & & & \(\mathrm{x}_{2}\) & \(\mathrm{ta}_{\text {a }}\) & \(t_{b}\) & y & c \\
\hline \begin{tabular}{l}
tbit.z \\
tbit.z.unc
\end{tabular} & \multirow{4}{*}{\(p_{1}, p_{2}=r_{3}, p o s_{6}\)} & \multirow{4}{*}{5} & \multirow{4}{*}{0} & \multirow[b]{2}{*}{0} & 0 & \multirow{4}{*}{0} & 0 \\
\hline tbit.z.and tbit.nz.and & & & & & 1 & & 0 \\
\hline \begin{tabular}{l}
tbit.z.or \\
tbit.nz.or
\end{tabular} & & & & \multirow[b]{2}{*}{1} & 0 & & 0 \\
\hline tbit.z.or.andcm tbit.nz.or.andcm & & & & & 1 & & \\
\hline
\end{tabular}

\subsection*{4.3.3.2 Test NaT}

117

\begin{tabular}{|c|c|c|c|c|c|c|c|c|}
\hline \multirow{2}{*}{Instruction} & \multirow[b]{2}{*}{Operands} & \multirow[b]{2}{*}{Opcode} & \multicolumn{6}{|c|}{Extension} \\
\hline & & & \(\mathrm{x}_{2}\) & \(\mathrm{ta}_{\mathrm{a}}\) & \(\mathrm{t}_{\mathrm{b}}\) & y & x & c \\
\hline \begin{tabular}{l}
tnat.z \\
tnat.z.unc
\end{tabular} & \multirow{4}{*}{\(p_{1}, p_{2}=r_{3}\)} & \multirow{4}{*}{5} & \multirow{4}{*}{0} & \multirow[b]{2}{*}{0} & 0 & \multirow{4}{*}{1} & \multirow{4}{*}{0} & 0
1 \\
\hline tnat.z.and tnat.nz.and & & & & & 1 & & & 0
1 \\
\hline tnat.z.or tnat.nz.or & & & & \multirow[t]{2}{*}{1} & 0 & & & \\
\hline tnat.z.or.andcm tnat.nz.or.andcm & & & & & 1 & & & \[
\begin{aligned}
& 0 \\
& 1
\end{aligned}
\] \\
\hline
\end{tabular}

\subsection*{4.3.4 Miscellaneous I-Unit Instructions}

The miscellaneous I-unit instructions are encoded in major opcode 0 using a 3-bit opcode extension field \(\left(x_{3}\right)\) in bits \(35: 33\). Some also have a 6 -bit opcode extension field \(\left(x_{6}\right)\) in bits 32:27. Table 4-24 shows the 3-bit assignments and Table 4-25 summarizes the 6-bit assignments.

Table 4-24. Misc I-Unit 3-bit Opcode Extensions
\begin{tabular}{|c|c|c|}
\hline \begin{tabular}{l}
Opcode \\
Bits 40:37
\end{tabular} & \[
\text { Bits } 35: 33
\] & \\
\hline \multirow{8}{*}{0} & 0 & 6-bit Ext (Table 4-25) \\
\hline & 1 & chk.s.i - int I20 \\
\hline & 2 & mov to pr.rot - \(\mathrm{imm}_{44} 124\) \\
\hline & 3 & mov to pr 123 \\
\hline & 4 & \\
\hline & 5 & \\
\hline & 6 & \\
\hline & 7 & mov to bl21 \\
\hline
\end{tabular}

Table 4-25. Misc I-Unit 6-bit Opcode Extensions
\begin{tabular}{|c|c|c|c|c|c|c|}
\hline \multirow[t]{3}{*}{\[
\begin{gathered}
\text { Opcode } \\
\text { Bits } \\
40: 37
\end{gathered}
\]} & \multirow[t]{3}{*}{\[
\begin{gathered}
x_{3} \\
\text { Bits } \\
35: 33
\end{gathered}
\]} & \multicolumn{5}{|c|}{\(\mathrm{x}_{6}\)} \\
\hline & & Bits & \multicolumn{4}{|c|}{Bits 32:31} \\
\hline & & 30:27 & 0 & 1 & 2 & 3 \\
\hline \multirow{16}{*}{0} & \multirow{16}{*}{0} & 0 & break.i I19 & zxt1 129 & & mov from ip I25 \\
\hline & & 1 & 1-bit Ext (Table 4-26) & zxt2 129 & & mov from b 122 \\
\hline & & 2 & & zxt4 I29 & & mov.i from ar I28 \\
\hline & & 3 & & & & mov from pr 125 \\
\hline & & 4 & & sxt1 I29 & & \\
\hline & & 5 & & sxt2 129 & & \\
\hline & & 6 & & sxt4 I29 & & \\
\hline & & 7 & & & & \\
\hline & & 8 & & czx1.I 129 & & \\
\hline & & 9 & & czx2.I I29 & & \\
\hline & & A & mov.i to ar - imm \({ }^{\text {l }}\) I27 & & mov.i to ar I26 & \\
\hline & & B & & & & \\
\hline & & C & & czx1.r I29 & & \\
\hline & & D & & czx2.r 129 & & \\
\hline & & E & & & & \\
\hline & & F & & & & \\
\hline
\end{tabular}

\subsection*{4.3.4.1 Nop/Hint (I-Unit)}

I-unit nop and hint instructions are encoded within major opcode 0 using a 3-bit opcode extension field in bits 35:33 ( \(x_{3}\) ), a 6-bit opcode extension field in bits 32:27 ( \(x_{6}\) ), and a 1-bit opcode extension field in bit 26 ( y ), as shown in Table 4-26.

Table 4-26. Misc I-Unit 1-bit Opcode Extensions

\begin{tabular}{|l|l|c|c|c|c|}
\hline \multicolumn{1}{|c|}{ Instruction } & \multicolumn{2}{|c|}{ Operands } & \multirow{2}{*}{ Opcode } & \multicolumn{3}{|c|}{ Extension } \\
\cline { 4 - 6 } & & & \(x_{3}\) & \(\mathbf{x}_{6}\) & y \\
\hline \begin{tabular}{l} 
nop. \(\mathrm{i}^{\mathrm{i}}\) \\
hint.i
\end{tabular} & imm \(_{21}\) & 0 & 0 & 01 & \begin{tabular}{l}
0 \\
1
\end{tabular} \\
\hline
\end{tabular}

\subsection*{4.3.4.2 Break (I-Unit)}

119 \begin{tabular}{|c|c|c|c|c|c|c|} 
& \(\mathrm{x}_{6}\) & \(\mathrm{imm}_{20}\) & a & qp \\
\hline 4 & i & \(\mathrm{x}_{3}\) & \(\mathrm{x}_{6}\) & & 20 & 6
\end{tabular}
\begin{tabular}{|l|l|c|c|c|}
\hline \multirow{2}{*}{ Instruction } & \multirow{2}{*}{ Operands } & \multirow{2}{*|}{ Opcode } & \multicolumn{2}{|c|}{ Extension } \\
\cline { 4 - 5 } & \multicolumn{2}{|c|}{\(\mathrm{x}_{3}\)} & \(\mathrm{x}_{6}\) \\
\hline\({\text { break. } \mathrm{i}^{\mathrm{i}}}^{2}\) & & 0 & 0 & 00 \\
\hline
\end{tabular}

\subsection*{4.3.4.3 Integer Speculation Check (I-Unit)}

120

\begin{tabular}{|l|l|c|c|}
\hline \multirow{2}{*}{ Instruction } & Operands & \multirow{2}{*}{ Opcode } & Extension \\
\cline { 4 - 4 } & & & \(x_{3}\) \\
\hline chk.s.i & \(r_{2}\), target \(_{25}\) & 0 & 1 \\
\hline
\end{tabular}

\subsection*{4.3.5 GR/BR Moves}

The GR/BR move instructions are encoded in major opcode 0. See "Miscellaneous I-Unit Instructions" on page 3:318 for a summary of the opcode extensions. The mov to BR instruction uses a 2-bit "whether" prediction hint field in bits 21:20 (wh) as shown in Table 4-27.

Table 4-27. Move to BR Whether Hint Completer
\begin{tabular}{|c|c|}
\hline \begin{tabular}{c} 
wh \\
Bits 21:20
\end{tabular} & mwh \\
\hline 0 & sptk \\
\hline 1 & none \\
\hline 2 & .dptk \\
\hline 3 & \\
\hline
\end{tabular}

The mov to BR instruction also uses a 1-bit opcode extension field ( \(x\) ) in bit 22 to distinguish the return form from the normal form, and a 1-bit hint extension in bit 23 (ih) (see Table 4-56 on page 3:354).

\subsection*{4.3.5.1 Move to BR}

I21
\begin{tabular}{|c|c|c|c|c|c|c|c|c|c|}
\hline \multicolumn{2}{|c|}{373635} & 3332 & \multicolumn{3}{|l|}{242322212019} & 1312 & \multicolumn{2}{|l|}{9865} & 0 \\
\hline 0 & \(\mathrm{X}_{3}\) & \(\mathrm{timm}_{9 \mathrm{c}}\) & h & wh & \(\mathrm{r}_{2}\) & & \(\mathrm{b}_{1}\) & qp & \\
\hline 4 & 3 & 9 & 1 & 2 & 7 & 4 & 3 & 6 & \\
\hline
\end{tabular}
\begin{tabular}{|l|c|c|c|c|c|c|}
\hline \multicolumn{1}{|c|}{ Instruction } & \multirow{2}{*}{ Operands } & \multirow{2}{*}{ Opcode } & \multicolumn{4}{|c|}{ Extension } \\
\cline { 4 - 7 } & & & \(\mathbf{x}_{3}\) & \(\mathbf{x}\) & ih & wh \\
\hline mov.mwh.ih & \(b_{1}=r_{2}, \operatorname{tag}_{13}\) & 0 & 7 & 0 & \begin{tabular}{c} 
See Table 4-56 \\
on page 3:354
\end{tabular} & \begin{tabular}{r} 
See Table 4-27 \\
on page 3:320
\end{tabular} \\
\hline
\end{tabular}

\subsection*{4.3.5.2 Move from BR}

122
\begin{tabular}{|c|c|c|c|c|c|c|c|c|c|}
\hline 40 & \multicolumn{2}{|l|}{373635} & 3332 & 2726 & \multicolumn{2}{|l|}{16151312} & \multicolumn{2}{|l|}{65} & 0 \\
\hline 0 & & \(\mathrm{x}_{3}\) & \(\mathrm{x}_{6}\) & & \(\mathrm{b}_{2}\) & \(r_{1}\) & & qp & \\
\hline 4 & 1 & 3 & 6 & 11 & 3 & 7 & & 6 & \\
\hline
\end{tabular}
\begin{tabular}{|l|l|c|c|c|}
\hline \multirow{2}{*}{ Instruction } & \multirow{2}{*}{ Operands } & \multirow{2}{*}{ Opcode } & \multicolumn{2}{|c|}{ Extension } \\
\cline { 4 - 5 } \cline { 4 - 5 } & & & \(\mathbf{x}_{3}\) & \(\mathbf{x}_{6}\) \\
\hline mov & \(r_{1}=b_{2}\) & 0 & 0 & 31 \\
\hline
\end{tabular}

\subsection*{4.3.6 GR/Predicate/IP Moves}

The GR/Predicate/IP move instructions are encoded in major opcode 0 . See "Miscellaneous I-Unit Instructions" on page 3:318 for a summary of the opcode extensions.
4.3.6.1 Move to Predicates - Register

123

\begin{tabular}{|l|c|c|c|}
\hline \multirow{2}{*}{ Instruction } & Operands & \multirow{2}{*}{ Opcode } & Extension \\
\cline { 4 - 4 } & & & \(\mathrm{x}_{3}\) \\
\hline mov & \(\mathrm{pr}=\mathrm{r}_{2}\), mask \(_{17}\) & 0 & 3 \\
\hline
\end{tabular}

\subsection*{4.3.6.2 Move to Predicates - Immediate 44}

124

\begin{tabular}{|l|l|c|c|}
\hline \multirow{2}{|c|}{ Instruction } & \multirow{2}{*}{ Operands } & \multirow{2}{*}{ Opcode } & Extension \\
\cline { 4 - 4 } & & & \(\mathrm{x}_{3}\) \\
\hline mov & pr.rot \(=\mathrm{imm}_{44}\) & 0 & 2 \\
\hline
\end{tabular}

\subsection*{4.3.6.3 Move from Predicates/IP}

125

\begin{tabular}{|c|l|c|c|c|}
\hline \multirow{2}{*}{ Instruction } & \multicolumn{1}{|c|}{ Operands } & \multirow{2}{*}{ Opcode } & \multicolumn{2}{|c|}{ Extension } \\
\cline { 4 - 5 } \multicolumn{2}{|c|}{} & \(\mathbf{x}_{3}\) & \(\mathbf{x}_{6}\) \\
\hline mov & \(r_{1}=\mathrm{ip}\) & \multirow{2}{*}{0} & 0 & 30 \\
& \(r_{1}=\mathrm{pr}\) & & & 33 \\
\hline
\end{tabular}

\subsection*{4.3.7 GR/AR Moves (I-Unit)}

The I-Unit GR/AR move instructions are encoded in major opcode 0. (Some ARs are accessed using system/memory management instructions on the M-unit. See "GR/AR Moves (M-Unit)" on page 3:342.) See "Miscellaneous I-Unit Instructions" on page \(3: 318\) for a summary of the I-Unit GR/AR opcode extensions.

\subsection*{4.3.7.1 Move to AR - Register (I-Unit)}

I26

\begin{tabular}{|l|l|c|c|c|}
\hline \multirow{2}{*}{ Instruction } & \multirow{2}{*}{ Operands } & \multirow{2}{*}{ Opcode } & \multicolumn{2}{|c|}{ Extension } \\
\cline { 4 - 5 } & & & \(\mathrm{x}_{3}\) & \(\mathrm{x}_{6}\) \\
\hline mov.i & \(\mathrm{ar}_{3}=r_{2}\) & 0 & 0 & 2 A \\
\hline
\end{tabular}
4.3.7.2 Move to AR - Immediate \(\mathbf{8}_{8}\) (I-Unit)

127

\begin{tabular}{|l|l|c|c|c|}
\hline \multirow{2}{*}{ Instruction } & \multirow{2}{*}{ Operands } & \multirow{2}{*}{ Opcode } & \multicolumn{2}{|c|}{ Extension } \\
\cline { 4 - 5 } & & & \(\mathrm{x}_{3}\) & \(\mathrm{x}_{6}\) \\
\hline mov.i & \(\mathrm{ar}_{3}=\mathrm{imm}_{8}\) & 0 & 0 & 0 A \\
\hline
\end{tabular}

\subsection*{4.3.7.3 Move from AR (I-Unit)}

128

\begin{tabular}{|l|l|c|c|c|}
\hline \multirow{2}{*}{ Instruction } & \multirow{2}{*}{ Operands } & \multirow{2}{*}{ Opcode } & \multicolumn{2}{|c|}{ Extension } \\
\cline { 4 - 5 } & & & \(\mathrm{x}_{3}\) & \(\mathrm{x}_{6}\) \\
\hline mov.i & \(r_{1}=a r_{3}\) & 0 & 0 & 32 \\
\hline
\end{tabular}

\subsection*{4.3.8 Sign/Zero Extend/Compute Zero Index}

129

\begin{tabular}{|c|c|c|c|c|}
\hline \multirow{2}{*}{Instruction} & \multirow{2}{*}{Operands} & \multirow{2}{*}{Opcode} & \multicolumn{2}{|c|}{Extension} \\
\hline & & & \(\mathrm{x}_{3}\) & \(\mathrm{x}_{6}\) \\
\hline zxt1 & \multirow{10}{*}{\(r_{1}=r_{3}\)} & \multirow{10}{*}{0} & \multirow{10}{*}{0} & 10 \\
\hline zxt2 & & & & 11 \\
\hline zxt4 & & & & 12 \\
\hline sxt1 & & & & 14 \\
\hline sxt2 & & & & 15 \\
\hline sxt4 & & & & 16 \\
\hline czx1.I & & & & 18 \\
\hline czx2.I & & & & 19 \\
\hline czx1.r & & & & 1 C \\
\hline czx2.r & & & & 1D \\
\hline
\end{tabular}

\subsection*{4.3.9 Test Feature}

130
\begin{tabular}{|c|c|c|c|c|c|c|c|c|c|c|c|c|c|}
\hline 40 & \multicolumn{3}{|l|}{373635343332} & \multicolumn{2}{|c|}{2726} & \multicolumn{2}{|l|}{201918} & \multicolumn{3}{|l|}{14131211} & \multicolumn{2}{|l|}{65} & 0 \\
\hline 5 & \(t_{b}\) & \(\mathrm{X}_{2}\) & \(\mathrm{ta}_{\mathrm{a}}\) & \(\mathrm{p}_{2}\) & 0 & x & \(\mathrm{imm}_{5 \mathrm{~b}}\) & y & c & \(\mathrm{p}_{1}\) & & qp & \\
\hline 4 & 1 & 2 & 1 & 6 & 7 & 1 & 5 & 1 & 1 & 6 & & 6 & \\
\hline
\end{tabular}
\begin{tabular}{|c|c|c|c|c|c|c|c|c|}
\hline \multirow{2}{*}{Instruction} & \multirow[b]{2}{*}{Operands} & \multirow[b]{2}{*}{Opcode} & \multicolumn{6}{|c|}{Extension} \\
\hline & & & \(\mathrm{x}_{2}\) & \(\mathrm{ta}_{\text {a }}\) & \(t_{\text {b }}\) & y & x & c \\
\hline tf.z tf.z.unc & \multirow{4}{*}{\(p_{1}, p_{2}=i m m_{5}\)} & \multirow{4}{*}{5} & \multirow{4}{*}{0} & \multirow{2}{*}{0} & 0 & \multirow{4}{*}{1} & \multirow{4}{*}{1} & 0
1 \\
\hline tf.z.and tf.nz.and & & & & & 1 & & & \\
\hline \begin{tabular}{l}
tf.z.or \\
tf.nz.or
\end{tabular} & & & & \multirow[b]{2}{*}{1} & 0 & & & 0
1 \\
\hline tf.z.or.andcm tf.nz.or.andcm & & & & & 1 & & & 0
1 \\
\hline
\end{tabular}

\subsection*{4.4 M-Unit Instruction Encodings}

\subsection*{4.4.1 Loads and Stores}

All load and store instructions are encoded within major opcodes 4, 5, 6, and 7 using a 6-bit opcode extension field in bits 35:30 ( \(\mathrm{x}_{6}\) ). Instructions in major opcode 4 (integer load/store, semaphores, and get FR) use two 1-bit opcode extension fields in bit 36 (m) and bit 27 (x) as shown in Table 4-28. Instructions in major opcode 6 (floating-point load/store, load pair, and set FR) use two 1-bit opcode extension fields in bit 36 (m) and bit 27 (x) as shown in Table 4-29.

Table 4-28. Integer Load/Store/Semaphore/Get FR 1-bit Opcode Extensions
\begin{tabular}{|c|c|c|c|}
\hline \begin{tabular}{c} 
Opcode \\
Bits 40:37
\end{tabular} & \begin{tabular}{c}
m \\
Bit 36
\end{tabular} & \begin{tabular}{c}
\(\mathbf{x}\) \\
Bit 27
\end{tabular} & \\
\hline \multirow{4}{*}{4} & 0 & 0 & Load/Store (Table 4-30) \\
\cline { 2 - 3 } 4 & 0 & 1 & Semaphore/get FR (Table 4-33) \\
\cline { 2 - 3 } & 1 & 0 & Load +Reg (Table 4-31) \\
\cline { 2 - 3 } & 1 & 1 & \\
\hline
\end{tabular}

Table 4-29. Floating-point Load/Store/Load Pair/Set FR 1-bit Opcode Extensions
\begin{tabular}{|c|c|c|c|}
\hline \begin{tabular}{c} 
Opcode \\
Bits 40:37
\end{tabular} & \begin{tabular}{c}
\(\mathbf{m}\) \\
Bit 36
\end{tabular} & \begin{tabular}{c}
\(\mathbf{x}\) \\
Bit 27
\end{tabular} & \\
\hline \multirow{4}{*}{6} & 0 & 0 & FP Load/Store (Table 4-34) \\
\cline { 2 - 3 } & 0 & 1 & FP Load Pair/set FR (Table 4-37) \\
\cline { 2 - 3 } & 1 & 0 & FP Load +Reg (Table 4-35) \\
\cline { 2 - 3 } & 1 & 1 & FP Load Pair +Imm (Table 4-38) \\
\hline
\end{tabular}

The integer load/store opcode extensions are summarized in Table 4-30 on page 3:324, Table 4-31 on page 3:324, and Table 4-32 on page 3:325, and the semaphore and get FR opcode extensions in Table 4-33 on page 3:325. The floating-point load/store
opcode extensions are summarized in Table 4-34 on page 3:326, Table 4-35 on page 3:326, and Table 4-36 on page 3:327, the floating-point load pair and set FR opcode extensions in Table 4-37 on page 3:327 and Table 4-38 on page 3:328.

Table 4-30. Integer Load/Store Opcode Extensions
\begin{tabular}{|c|c|c|c|c|c|c|c|}
\hline \multirow[t]{3}{*}{\[
\begin{aligned}
& \text { Opcode } \\
& \text { Bits } \\
& 40: 37
\end{aligned}
\]} & \multirow[t]{3}{*}{\[
\begin{gathered}
\text { m } \\
\text { Bit } \\
36
\end{gathered}
\]} & \multirow[t]{3}{*}{\[
\begin{gathered}
\mathbf{x} \\
\text { Bit } \\
27
\end{gathered}
\]} & \multicolumn{5}{|c|}{\(\mathrm{X}_{6}\)} \\
\hline & & & Bits & \multicolumn{4}{|c|}{Bits 31:30} \\
\hline & & & 35:32 & 0 & 1 & 2 & 3 \\
\hline \multirow{16}{*}{4} & \multirow{16}{*}{0} & \multirow{16}{*}{0} & 0 & Id1 M2 & Id2 M2 & Id 4 M 2 & Id8 M2 \\
\hline & & & 1 & Id1.s M2 & Id2.s M2 & Id4.s M2 & Id8.s M2 \\
\hline & & & 2 & Id1.a M2 & Id2.a M2 & Id4.a M2 & Id8.a M2 \\
\hline & & & 3 & Id1.sa M2 & Id2.sa M2 & Id4.sa M2 & Id8.sa M2 \\
\hline & & & 4 & Id1.bias M2 & Id2.bias M2 & Id4.bias M2 & Id8.bias M2 \\
\hline & & & 5 & Id1.acq M2 & Id2.acq M2 & Id4.acq M2 & Id8.acq M2 \\
\hline & & & 6 & & & & Id8.fill M2 \\
\hline & & & 7 & & & & \\
\hline & & & 8 & Id1.c.clr M2 & Id2.c.clr M2 & Id4.c.clr M2 & Id8.c.clr M2 \\
\hline & & & 9 & Id1.c.nc M2 & Id2.c.nc M2 & Id4.c.nc M2 & Id8.c.nc M2 \\
\hline & & & A & Id1.c.clr.acq M2 & Id2.c.clr.acq M2 & Id4.c.clr.acq M2 & Id8.c.clr.acq M2 \\
\hline & & & B & & & & \\
\hline & & & C & st1 M6 & st2 M6 & st4 M6 & st8 M6 \\
\hline & & & D & st1.rel M6 & st2.rel M6 & st4.rel M6 & st8.rel M6 \\
\hline & & & E & & & & st8.spill M6 \\
\hline & & & F & & & & \\
\hline
\end{tabular}

Table 4-31. Integer Load + Reg Opcode Extensions
\begin{tabular}{|c|c|c|c|c|c|c|c|}
\hline \multirow[t]{3}{*}{\[
\begin{aligned}
& \text { Opcode } \\
& \text { Bits } \\
& 40: 37
\end{aligned}
\]} & \multirow[t]{3}{*}{\begin{tabular}{l}
m \\
Bit
\[
36
\]
\end{tabular}} & \multirow[t]{3}{*}{\[
\begin{gathered}
\mathbf{x} \\
\text { Bit } \\
27
\end{gathered}
\]} & \multicolumn{5}{|c|}{\(\mathrm{x}_{6}\)} \\
\hline & & & Bits & \multicolumn{4}{|c|}{Bits 31:30} \\
\hline & & & 35:32 & 0 & 1 & 2 & 3 \\
\hline \multirow{16}{*}{4} & \multirow{16}{*}{1} & \multirow{16}{*}{0} & 0 & Id1 M2 & ld2 M2 & Id4 M2 & Id8 M2 \\
\hline & & & 1 & Id1.s M2 & Id2.s M2 & Id4.s M2 & Id8.s M2 \\
\hline & & & 2 & Id1.a M2 & Id2.a M2 & Id4.a M2 & Id8.a M2 \\
\hline & & & 3 & Id1.sa M2 & Id2.sa M2 & Id4.sa M2 & Id8.sa M2 \\
\hline & & & 4 & Id1.bias M2 & Id2.bias M2 & Id4.bias M2 & Id8.bias M2 \\
\hline & & & 5 & Id1.acq M2 & Id2.acq M2 & Id4.acq M2 & Id8.acq M2 \\
\hline & & & 6 & & & & Id8.fill M2 \\
\hline & & & 7 & & & & \\
\hline & & & 8 & Id1.c.clr M2 & Id2.c.clr M2 & Id4.c.clr M2 & Id8.c.clr M2 \\
\hline & & & 9 & Id1.c.nc M2 & Id2.c.nc M2 & Id4.c.nc M2 & Id8.c.nc M2 \\
\hline & & & A & Id1.c.clr.acq M2 & Id2.c.clr.acq M2 & Id4.c.clr.acq M2 & Id8.c.clr.acq M2 \\
\hline & & & B & & & & \\
\hline & & & C & & & & \\
\hline & & & D & & & & \\
\hline & & & E & & & & \\
\hline & & & F & & & & \\
\hline
\end{tabular}

Table 4-32. Integer Load/Store +Imm Opcode Extensions


Table 4-33. Semaphore/Get FR/16-Byte Opcode Extensions
\begin{tabular}{|c|c|c|c|c|c|c|c|}
\hline \multirow[t]{3}{*}{\[
\begin{aligned}
& \text { Opcode } \\
& \text { Bits } \\
& \text { 40:37 }
\end{aligned}
\]} & \multirow[t]{3}{*}{\[
\begin{gathered}
\text { m } \\
\text { Bit } \\
36
\end{gathered}
\]} & \multirow[t]{3}{*}{\[
\begin{gathered}
\mathbf{x} \\
\text { Bit } \\
27
\end{gathered}
\]} & \multicolumn{5}{|c|}{\(\mathrm{x}_{6}\)} \\
\hline & & & Bits & \multicolumn{4}{|c|}{Bits 31:30} \\
\hline & & & 35:32 & 0 & 1 & 2 & 3 \\
\hline \multirow{16}{*}{4} & \multirow{16}{*}{0} & \multirow{16}{*}{1} & 0 & cmpxchg1.acq M16 & cmpxchg2.acq M16 & cmpxchg4.acq M16 & cmpxchg8.acq M16 \\
\hline & & & 1 & cmpxchg1.rel M16 & cmpxchg2.rel M16 & cmpxchg4.rel M16 & cmpxchg8.rel M16 \\
\hline & & & 2 & xchg1 M16 & xchg2 M16 & xchg4 M16 & xchg8 M16 \\
\hline & & & 3 & & & & \\
\hline & & & 4 & & & fetchadd4.acq M17 & fetchadd8.acq M17 \\
\hline & & & 5 & & & fetchadd4.rel M17 & fetchadd8.rel M17 \\
\hline & & & 6 & & & & \\
\hline & & & 7 & getf.sig M19 & getf.exp M19 & getf.s M19 & getf.d M19 \\
\hline & & & 8 & cmp8xchg16.acq M16 & & & \\
\hline & & & 9 & cmp8xchg16.rel M16 & & & \\
\hline & & & A & Id16 M2 & & & \\
\hline & & & B & Id16.acq M2 & & & \\
\hline & & & C & st16 M6 & & & \\
\hline & & & D & st16.rel M6 & & & \\
\hline & & & E & & & & \\
\hline & & & F & & & & \\
\hline
\end{tabular}

Table 4-34. Floating-point Load/Store/Lfetch Opcode Extensions
\begin{tabular}{|c|c|c|c|c|c|c|c|}
\hline \multirow[t]{3}{*}{\[
\begin{gathered}
\text { Opcode } \\
\text { Bits } \\
40: 37
\end{gathered}
\]} & \multirow[t]{3}{*}{\[
\begin{gathered}
\text { m } \\
\text { Bit } \\
36
\end{gathered}
\]} & \multirow[t]{3}{*}{\begin{tabular}{l}
x \\
Bit \\
27
\end{tabular}} & \multicolumn{5}{|c|}{\(\mathrm{x}_{6}\)} \\
\hline & & & \multirow[t]{2}{*}{\[
\begin{gathered}
\text { Bits } \\
35: 32
\end{gathered}
\]} & \multicolumn{4}{|c|}{Bits 31:30} \\
\hline & & & & 0 & 1 & 2 & 3 \\
\hline \multirow{16}{*}{6} & \multirow{16}{*}{0} & \multirow{16}{*}{0} & 0 & Idfe M9 & Idf8 M9 & Idfs M9 & Idfd M9 \\
\hline & & & 1 & Idfe.s M9 & Idf8.s M9 & Idfs.s M9 & Idfd.s M9 \\
\hline & & & 2 & Idfe.a M9 & Idf8.a M9 & Idfs.a M9 & Idfd.a M9 \\
\hline & & & 3 & Idfe.sa M9 & Idf8.sa M9 & Idfs.sa M9 & Idfd.sa M9 \\
\hline & & & 4 & & & & \\
\hline & & & 5 & & & & \\
\hline & & & 6 & & & & Idf.fill M9 \\
\hline & & & 7 & & & & \\
\hline & & & 8 & Idfe.c.clr M9 & Idf8.c.clr M9 & Idfs.c.clr M9 & Idfd.c.clr M9 \\
\hline & & & 9 & Idfe.c.nc M9 & Idf8.c.nc M9 & Idfs.c.nc M9 & Idfd.c.nc M9 \\
\hline & & & A & & & & \\
\hline & & & B & Ifetch M18 & Ifetch.excl M18 & Ifetch.fault M18 & Ifetch.fault.excl M18 \\
\hline & & & C & stfe M13 & stf8 M13 & stfs M13 & stfd M13 \\
\hline & & & D & & & & \\
\hline & & & E & & & & stf.spill M13 \\
\hline & & & F & & & & \\
\hline
\end{tabular}

Table 4-35. Floating-point Load/Lfetch + Reg Opcode Extensions
\begin{tabular}{|c|c|c|c|c|c|c|c|}
\hline \multirow[t]{3}{*}{\[
\begin{gathered}
\text { Opcode } \\
\text { Bits } \\
40: 37
\end{gathered}
\]} & \multirow[t]{3}{*}{\[
\begin{gathered}
m \\
\text { Bit } \\
36
\end{gathered}
\]} & \multirow[t]{3}{*}{\[
\begin{gathered}
\text { X } \\
\text { Bit } \\
27
\end{gathered}
\]} & \multicolumn{5}{|c|}{\(\mathrm{X}_{6}\)} \\
\hline & & & \multirow[t]{2}{*}{\[
\begin{gathered}
\text { Bits } \\
35: 32
\end{gathered}
\]} & \multicolumn{4}{|c|}{Bits 31:30} \\
\hline & & & & 0 & 1 & 2 & 3 \\
\hline \multirow{16}{*}{6} & \multirow{16}{*}{1} & \multirow{16}{*}{0} & 0 & Idfe M7 & Idf8 M7 & Idfs M7 & Idfd M7 \\
\hline & & & 1 & Idfe.s M7 & Idf8.s M7 & Idfs.s M7 & Idfd.s M7 \\
\hline & & & 2 & Idfe.a M7 & Idf8.a M7 & Idfs.a M7 & Idfd.a M7 \\
\hline & & & 3 & Idfe.sa M7 & Idf8.sa M7 & Idfs.sa M7 & Idfd.sa M7 \\
\hline & & & 4 & & & & \\
\hline & & & 5 & & & & \\
\hline & & & 6 & & & & Idf.fill M7 \\
\hline & & & 7 & & & & \\
\hline & & & 8 & Idfe.c.clr M7 & Idf8.c.clr M7 & Idfs.c.clr M7 & Idfd.c.clr M7 \\
\hline & & & 9 & Idfe.c.nc M7 & Idf8.c.nc M7 & Idfs.c.nc M7 & Idfd.c.nc M7 \\
\hline & & & A & & & & \\
\hline & & & B & Ifetch M20 & Ifetch.excl M20 & Ifetch.fault M20 & Ifetch.fault.excl M20 \\
\hline & & & C & & & & \\
\hline & & & D & & & & \\
\hline & & & E & & & & \\
\hline & & & F & & & & \\
\hline
\end{tabular}

Table 4-36. Floating-point Load/Store/Lfetch +Imm Opcode Extensions
\begin{tabular}{|c|c|c|c|c|c|}
\hline \multirow[t]{3}{*}{\[
\begin{gathered}
\text { Opcode } \\
\text { Bits } \\
40: 37
\end{gathered}
\]} & \multicolumn{5}{|c|}{\(\mathrm{x}_{6}\)} \\
\hline & \multirow[t]{2}{*}{\[
\begin{gathered}
\text { Bits } \\
35: 32
\end{gathered}
\]} & \multicolumn{4}{|c|}{Bits 31:30} \\
\hline & & 0 & 1 & 2 & 3 \\
\hline \multirow{16}{*}{7} & 0 & Idfe M8 & Idf8 M8 & Idfs M8 & Idfd M8 \\
\hline & 1 & Idfe.s M8 & Idf8.s M8 & Idfs.s M8 & Idfd.s M8 \\
\hline & 2 & Idfe.a M8 & Idf8.a M8 & Idfs.a M8 & Idfd. M M \\
\hline & 3 & Idfe.sa M8 & Idf8.sa M8 & Idfs.sa M8 & Idfd.sa M8 \\
\hline & 4 & & & & \\
\hline & 5 & & & & \\
\hline & 6 & & & & Idf.fill M8 \\
\hline & 7 & & & & \\
\hline & 8 & Idfe.c.clr M8 & Idf8.c.clr M8 & Idfs.c.clr M8 & Idfd.c.clr M8 \\
\hline & 9 & Idfe.c.nc M8 & Idf8.c.nc M8 & Idfs.c.nc M8 & Idfd.c.nc M8 \\
\hline & A & & & & \\
\hline & B & Ifetch M22 & Ifetch.excl M22 & Ifetch.fault M22 & Ifetch.fault.excl M22 \\
\hline & C & stfe M10 & stf8 M10 & stfs M10 & stfd M10 \\
\hline & D & & & & \\
\hline & E & & & & stf.spill M10 \\
\hline & F & & & & \\
\hline
\end{tabular}

Table 4-37. Floating-point Load Pair/Set FR Opcode Extensions
\begin{tabular}{|c|c|c|c|c|c|c|c|}
\hline \multirow[t]{3}{*}{\[
\begin{array}{|c}
\hline \text { Opcode } \\
\text { Bits } \\
40: 37
\end{array}
\]} & \multirow[t]{3}{*}{\[
\begin{gathered}
\mathrm{m} \\
\text { Bit } \\
36
\end{gathered}
\]} & \multirow[t]{3}{*}{\[
\begin{array}{|c}
\mathrm{x} \\
\text { Bit } \\
27
\end{array}
\]} & \multirow[b]{3}{*}{\[
\begin{array}{|c}
\text { Bits } \\
35: 32
\end{array}
\]} & \multicolumn{4}{|c|}{\(\mathrm{x}_{6}\)} \\
\hline & & & & \multicolumn{4}{|c|}{Bits 31:30} \\
\hline & & & & 0 & 1 & 2 & 3 \\
\hline \multirow{16}{*}{6} & \multirow{16}{*}{0} & \multirow{16}{*}{1} & 0 & & Idfp8 M11 & Idfps M11 & Idfpd M11 \\
\hline & & & 1 & & Idfp8.s M11 & Idfps.s M11 & Idfpd.s M11 \\
\hline & & & 2 & & Idfp8.a M11 & Idfps.a M11 & Idfpd.a M11 \\
\hline & & & 3 & & Idfp8.sa M11 & Idfps.sa M11 & Idfpd.sa M11 \\
\hline & & & 4 & & & & \\
\hline & & & 5 & & & & \\
\hline & & & 6 & & & & \\
\hline & & & 7 & setf.sig M18 & setf.exp M18 & setf.s M18 & setf.d M18 \\
\hline & & & 8 & & Idfp8.c.clr M11 & Idfps.c.clr M11 & Idfpd.c.clr M11 \\
\hline & & & 9 & & Idfp8.c.nc M11 & Idfps.c.nc M11 & Idfpd.c.nc M11 \\
\hline & & & A & & & & \\
\hline & & & B & & & & \\
\hline & & & C & & & & \\
\hline & & & D & & & & \\
\hline & & & E & & & & \\
\hline & & & F & & & & \\
\hline
\end{tabular}

Table 4-38. Floating-point Load Pair +Imm Opcode Extensions
\begin{tabular}{|c|c|c|c|c|c|c|c|}
\hline \multirow[t]{3}{*}{Opcode Bits 40:37} & \multirow[t]{3}{*}{\[
\begin{gathered}
m \\
\text { Bit } \\
36
\end{gathered}
\]} & \multirow[t]{3}{*}{\[
\begin{gathered}
\mathrm{x} \\
\text { Bit } \\
27
\end{gathered}
\]} & \multicolumn{5}{|c|}{\(\mathrm{x}_{6}\)} \\
\hline & & & \multirow[t]{2}{*}{\[
\begin{array}{|c}
\text { Bits } \\
35: 32
\end{array}
\]} & \multicolumn{4}{|c|}{Bits 31:30} \\
\hline & & & & 0 & 1 & 2 & 3 \\
\hline \multirow{16}{*}{6} & \multirow{16}{*}{1} & \multirow{16}{*}{1} & 0 & & Idfp8 M12 & Idfps M12 & Idfpd M12 \\
\hline & & & 1 & & Idfp8.s M12 & Idfps.s M12 & Idfpd.s M12 \\
\hline & & & 2 & & Idfp8.a M12 & Idfps.a M12 & Idfpd.a M12 \\
\hline & & & 3 & & Idfp8.sa M12 & Idfps.sa M12 & Idfpd.sa M12 \\
\hline & & & 4 & & & & \\
\hline & & & 5 & & & & \\
\hline & & & 6 & & & & \\
\hline & & & 7 & & & & \\
\hline & & & 8 & & Idfp8.c.clr M12 & Idfps.c.clr M12 & Idfpd.c.clr M12 \\
\hline & & & 9 & & Idfp8.c.nc M12 & Idfps.c.nc M12 & Idfpd.c.nc M12 \\
\hline & & & A & & & & \\
\hline & & & B & & & & \\
\hline & & & C & & & & \\
\hline & & & D & & & & \\
\hline & & & E & & & & \\
\hline & & & F & & & & \\
\hline
\end{tabular}

The load and store instructions all have a 2-bit cache locality opcode hint extension field in bits 29:28 (hint). Table 4-39 and Table 4-40 summarize these assignments.

Table 4-39. Load Hint Completer
\begin{tabular}{|c|c|}
\hline \begin{tabular}{c} 
hint \\
Bits 29:28
\end{tabular} & Idhint \\
\hline 0 & none \\
\hline 1 & .nt1 \\
\hline 2 & \\
\hline 3 & .nta \\
\hline
\end{tabular}

Table 4-40. Store Hint Completer
\begin{tabular}{|c|c|}
\hline \begin{tabular}{c} 
hint \\
Bits 29:28
\end{tabular} & sthint \\
\hline 0 & none \\
\hline 1 & \\
\hline 2 & \\
\hline 3 & .nta \\
\hline
\end{tabular}

\subsection*{4.4.1.1 Integer Load}



\subsection*{4.4.1.2 Integer Load - Increment by Register}

\begin{tabular}{|c|c|c|c|c|c|c|}
\hline \multirow[b]{2}{*}{Instruction} & \multirow[b]{2}{*}{Operands} & \multirow[b]{2}{*}{Opcode} & \multicolumn{4}{|c|}{Extension} \\
\hline & & & m & X & \(\mathrm{X}_{6}\) & hint \\
\hline Id1./dhint & \multirow{37}{*}{\(r_{1}=\left[r_{3}\right], r_{2}\)} & \multirow{37}{*}{4} & \multirow{37}{*}{1} & \multirow{37}{*}{0} & 00 & \multirow{37}{*}{See Table 4-39 on page 3:328} \\
\hline Id2.Idhint & & & & & 01 & \\
\hline Id4./dhint & & & & & 02 & \\
\hline Id8./dhint & & & & & 03 & \\
\hline Id1.s.Idhint & & & & & 04 & \\
\hline Id2.s.Idhint & & & & & 05 & \\
\hline Id4.s.Idhint & & & & & 06 & \\
\hline Id8.s.Idhint & & & & & 07 & \\
\hline Id1.a.Idhint & & & & & 08 & \\
\hline Id2.a.ldhint & & & & & 09 & \\
\hline Id4.a.Idhint & & & & & 0A & \\
\hline Id8.a.Idhint & & & & & OB & \\
\hline Id1.sa.Idhint & & & & & OC & \\
\hline Id2.sa.Idhint & & & & & OD & \\
\hline Id4.sa.Idhint & & & & & OE & \\
\hline Id8.sa.Idhint & & & & & OF & \\
\hline Id1.bias./dhint & & & & & 10 & \\
\hline Id2.bias./dhint & & & & & 11 & \\
\hline Id4.bias./dhint & & & & & 12 & \\
\hline Id8.bias.Idhint & & & & & 13 & \\
\hline Id1.acq./dhint & & & & & 14 & \\
\hline Id2.acq.Idhint & & & & & 15 & \\
\hline Id4.acq./dhint & & & & & 16 & \\
\hline Id8.acq.Idhint & & & & & 17 & \\
\hline Id8.fill.Idhint & & & & & 1B & \\
\hline Id1.c.clr./dhint & & & & & 20 & \\
\hline Id2.c.clr./dhint & & & & & 21 & \\
\hline Id4.c.clr./dhint & & & & & 22 & \\
\hline Id8.c.clr./dhint & & & & & 23 & \\
\hline Id1.c.nc.Idhint & & & & & 24 & \\
\hline Id2.c.nc.ldhint & & & & & 25 & \\
\hline Id4.c.nc./dhint & & & & & 26 & \\
\hline Id8.c.nc.Idhint & & & & & 27 & \\
\hline Id1.c.clr.acq.Idhint & & & & & 28 & \\
\hline Id2.c.clr.acq./dhint & & & & & 29 & \\
\hline Id4.c.clr.acq.Idhint & & & & & 2A & \\
\hline Id8.c.clr.acq.Idhint & & & & & 2B & \\
\hline
\end{tabular}
4.4.1.3 Integer Load - Increment by Immediate

M3

\begin{tabular}{|c|c|c|c|c|}
\hline \multirow[b]{2}{*}{Instruction} & \multirow[b]{2}{*}{Operands} & \multirow[b]{2}{*}{Opcode} & \multicolumn{2}{|r|}{Extension} \\
\hline & & & \(\mathrm{x}_{6}\) & hint \\
\hline Id1./Ihint & \multirow{37}{*}{\(r_{1}=\left[r_{3}\right], i m m\)} & \multirow{37}{*}{5} & 00 & \multirow{37}{*}{See Table 4-39 on page 3:328} \\
\hline Id2.Idhint & & & 01 & \\
\hline Id4.Idhint & & & 02 & \\
\hline Id8.Idhint & & & 03 & \\
\hline Id1.s.ldhint & & & 04 & \\
\hline Id2.s.ldhint & & & 05 & \\
\hline Id4.s.ldhint & & & 06 & \\
\hline Id8.s.ldhint & & & 07 & \\
\hline Id1.a.ldhint & & & 08 & \\
\hline Id2.a.ldhint & & & 09 & \\
\hline Id4.a.ldhint & & & OA & \\
\hline Id8.a.ldhint & & & OB & \\
\hline Id1.sa.Idhint & & & 0 C & \\
\hline Id2.sa.ldhint & & & OD & \\
\hline Id4.sa.ldhint & & & OE & \\
\hline Id8.sa.Idhint & & & OF & \\
\hline Id1.bias./dhint & & & 10 & \\
\hline Id2.bias./dhint & & & 11 & \\
\hline Id4.bias./dhint & & & 12 & \\
\hline Id8.bias./dhint & & & 13 & \\
\hline Id1.acq. \(/\) Ihhint & & & 14 & \\
\hline Id2.acq./dhint & & & 15 & \\
\hline Id4.acq./dhint & & & 16 & \\
\hline Id8.acq./dhint & & & 17 & \\
\hline |d8.fill.Idhint & & & 1B & \\
\hline Id1.c.clr./dhint & & & 20 & \\
\hline Id2.c.clr./dhint & & & 21 & \\
\hline Id4.c.cIr./dhint & & & 22 & \\
\hline Id8.c.cIr./dhint & & & 23 & \\
\hline Id1.c.nc.Idhint & & & 24 & \\
\hline Id2.c.nc.ldhint & & & 25 & \\
\hline Id4.c.nc./dhint & & & 26 & \\
\hline Id8.c.nc./dhint & & & 27 & \\
\hline Id1.c.clr.acq./dhint & & & 28 & \\
\hline Id2.c.clr.acq.ldhint & & & 29 & \\
\hline Id4.c.clr.acq./dhint & & & 2A & \\
\hline Id8.c.clr.acq.ldhint & & & 2B & \\
\hline
\end{tabular}

\subsection*{4.4.1.4 Integer Store}

\begin{tabular}{|c|c|c|c|c|c|c|}
\hline \multirow{2}{*}{Instruction} & \multirow[b]{2}{*}{Operands} & \multirow[b]{2}{*}{Opcode} & \multicolumn{4}{|c|}{Extension} \\
\hline & & & m & x & \(\mathrm{x}_{6}\) & hint \\
\hline st1.sthint st2.sthint st4.sthint st8.sthint & \multirow{3}{*}{\(\left[r_{3}\right]=r_{2}\)} & \multirow{4}{*}{4} & \multirow{3}{*}{0} & \multirow{3}{*}{0} & 30
31
32
33 & \multirow{4}{*}{See Table 4-40 on page 3:328} \\
\hline st1.rel.sthint st2.rel.sthint st4.rel.sthint st8.rel.sthint & & & & & 34
35
36
37 & \\
\hline st8.spill.sthint & & & & & 3B & \\
\hline st16.sthint st16.rel.sthint & \(\left[r_{3}\right]=r_{2}\), ar.csd & & 0 & 1 & & \\
\hline
\end{tabular}

\subsection*{4.4.1.5 Integer Store - Increment by Immediate}

M5
\begin{tabular}{|c|c|c|c|c|c|c|c|c|c|c|}
\hline \multicolumn{3}{|c|}{373635} & \multicolumn{3}{|l|}{3029282726} & 2019 & 1312 & \multicolumn{2}{|l|}{65} & 0 \\
\hline 5 & S & \(\mathrm{x}_{6}\) & hint & i & \(r_{3}\) & \(\mathrm{r}_{2}\) & \(\mathrm{imm}_{7 a}\) & & qp & \\
\hline 4 & 1 & 6 & 2 & 1 & 7 & 7 & 7 & & 6 & \\
\hline
\end{tabular}
\begin{tabular}{|c|c|c|c|c|}
\hline \multirow[b]{2}{*}{Instruction} & \multirow[b]{2}{*}{Operands} & \multirow[b]{2}{*}{Opcode} & \multicolumn{2}{|r|}{Extension} \\
\hline & & & \(\mathrm{x}_{6}\) & hint \\
\hline st1.sthint & \multirow{9}{*}{\(\left[r_{3}\right]=r_{2}\), imm \(_{9}\)} & \multirow{9}{*}{5} & 30 & \multirow{9}{*}{See Table 4-40 on page 3:328} \\
\hline st2.sthint & & & 31 & \\
\hline st4.sthint & & & 32 & \\
\hline st8.sthint & & & 33 & \\
\hline & & & & \\
\hline st2.rel.sthint & & & 35 & \\
\hline st4.rel.sthint & & & 36 & \\
\hline st8.rel.sthint & & & 37 & \\
\hline st8.spill.sthint & & & 3B & \\
\hline
\end{tabular}

\subsection*{4.4.1.6 Floating-point Load}
\begin{tabular}{|c|c|c|c|c|c|c|c|c|c|c|c|}
\hline \multirow[b]{2}{*}{M9} & 40 & \multicolumn{2}{|l|}{373635} & \multicolumn{3}{|l|}{3029282726} & 2019 & 1312 & \multicolumn{2}{|l|}{65} & 0 \\
\hline & 6 & m & \(\mathrm{x}_{6}\) & hint & x & \(r_{3}\) & & \(\mathrm{f}_{1}\) & & qp & \\
\hline & 4 & 1 & 6 & 2 & 1 & 7 & 7 & 7 & & 6 & \\
\hline
\end{tabular}


\subsection*{4.4.1.7 Floating-point Load - Increment by Register}

\begin{tabular}{|c|c|c|c|c|c|c|}
\hline \multirow{2}{*}{Instruction} & \multirow{2}{*}{Operands} & \multirow{2}{*}{Opcode} & \multicolumn{4}{|c|}{Extension} \\
\hline & & & m & X & \(\mathrm{x}_{6}\) & hint \\
\hline Idfs.Idhint Idfd.Idhint Idf8.Idhint Idfe.Idhint & \multirow{7}{*}{\(f_{1}=\left[r_{3}\right], r_{2}\)} & \multirow{7}{*}{6} & \multirow{7}{*}{1} & \multirow{7}{*}{0} & \[
\begin{aligned}
& 02 \\
& 03 \\
& 01 \\
& 00
\end{aligned}
\] & \multirow{7}{*}{See Table 4-39 on page 3:328} \\
\hline Idfs.s.Idhint Idfd.s.Idhint Idf8.s.Idhint Idfe.s.Idhint & & & & & \[
\begin{aligned}
& 06 \\
& 07 \\
& 05 \\
& 04
\end{aligned}
\] & \\
\hline Idfs.a.Idhint Idfd.a.Idhint Idf8.a.Idhint Idfe.a.Idhint & & & & & \[
\begin{aligned}
& \hline 0 A \\
& 0 B \\
& 09 \\
& 08
\end{aligned}
\] & \\
\hline Idfs.sa.Idhint Idfd.sa.Idhint Idf8.sa.Idhint Idfe.sa.Idhint & & & & & \[
\begin{aligned}
& \hline 0 E \\
& 0 F \\
& 0 D \\
& 0 C
\end{aligned}
\] & \\
\hline Idf.fill./dhint & & & & & 1B & \\
\hline Idfs.c.clr.Idhint Idfd.c.clr.Idhint Idf8.c.clr./dhint Idfe.c.clr.Idhint & & & & & \[
\begin{aligned}
& 22 \\
& 23 \\
& 21 \\
& 20
\end{aligned}
\] & \\
\hline Idfs.c.nc.Idhint Idfd.c.nc.Idhint Idf8.c.nc.Idhint Idfe.c.nc.Idhint & & & & & \[
\begin{aligned}
& 26 \\
& 27 \\
& 25 \\
& 24
\end{aligned}
\] & \\
\hline
\end{tabular}
4.4.1.8 Floating-point Load - Increment by Immediate
\begin{tabular}{|c|c|c|c|c|c|c|c|c|c|}
\hline & \multicolumn{3}{|c|}{373635} & \multicolumn{2}{|l|}{3029282726} & \multicolumn{2}{|c|}{1312} & 65 & 0 \\
\hline M8 & 7 & s & \(\mathrm{X}_{6}\) & hint & \(r_{3}\) & \(\mathrm{imm}_{7 \mathrm{~b}}\) & \(\mathrm{f}_{1}\) & qp & \\
\hline & 4 & 1 & 6 & 2 & 7 & 7 & 7 & 6 & \\
\hline
\end{tabular}
\begin{tabular}{|c|c|c|c|c|}
\hline \multirow[b]{2}{*}{Instruction} & \multirow[b]{2}{*}{Operands} & \multirow[b]{2}{*}{Opcode} & \multicolumn{2}{|r|}{Extension} \\
\hline & & & \(\mathrm{X}_{6}\) & hint \\
\hline Idfs.Idhint & \multirow{25}{*}{\(f_{1}=\left[r_{3}\right], \mathrm{imm}_{9}\)} & \multirow{25}{*}{7} & 02 & \multirow{25}{*}{See Table 4-39 on page 3:328} \\
\hline Idfd.Idhint & & & 03 & \\
\hline Idf8.Idhint & & & 01 & \\
\hline Idfe.Idhint & & & 00 & \\
\hline Idfs.s.Idhint & & & 06 & \\
\hline Idfd.s.Idhint & & & 07 & \\
\hline Idf8.s.Idhint & & & 05 & \\
\hline Idfe.s.Idhint & & & 04 & \\
\hline Idfs.a.Idhint & & & 0A & \\
\hline Idfd.a.Idhint & & & OB & \\
\hline Idf8.a.Idhint & & & 09 & \\
\hline Idfe.a.Idhint & & & 08 & \\
\hline Idfs.sa.Idhint & & & 0E & \\
\hline Idfd.sa.Idhint & & & OF & \\
\hline Idf8.sa.Idhint & & & OD & \\
\hline Idfe.sa.Idhint & & & OC & \\
\hline Idf.fill.Idhint & & & 1B & \\
\hline Idfs.c.clr.Idhint & & & 22 & \\
\hline Idfd.c.clr.Idhint & & & 23 & \\
\hline Idf8.c.clr./ldhint & & & 21 & \\
\hline Idfe.c.clr./dhint & & & 20 & \\
\hline Idfs.c.nc.Idhint & & & 26 & \\
\hline Idfd.c.nc.Idhint & & & 27 & \\
\hline Idf8.c.nc.Idhint & & & 25 & \\
\hline Idfe.c.nc.Idhint & & & 24 & \\
\hline
\end{tabular}

\subsection*{4.4.1.9 Floating-point Store}

M13

\begin{tabular}{|c|c|c|c|c|c|c|}
\hline \multirow{2}{*}{Instruction} & \multirow{2}{*}{Operands} & \multirow[b]{2}{*}{Opcode} & \multicolumn{4}{|c|}{Extension} \\
\hline & & & m & x & \(\mathrm{x}_{6}\) & hint \\
\hline stfs.sthint & \multirow{5}{*}{\(\left[r_{3}\right]=f_{2}\)} & \multirow{5}{*}{6} & \multirow{5}{*}{0} & \multirow{5}{*}{0} & 32 & \multirow{5}{*}{See Table 4-40 on page 3:328} \\
\hline stfd.sthint & & & & & 33 & \\
\hline stf8.sthint & & & & & 31 & \\
\hline stfe.sthint & & & & & & \\
\hline stf.spill.sthint & & & & & 3B & \\
\hline
\end{tabular}

\subsection*{4.4.1.10 Floating-point Store - Increment by Immediate}

\begin{tabular}{|c|c|c|c|c|}
\hline \multirow[b]{2}{*}{Instruction} & \multirow[b]{2}{*}{Operands} & \multirow[b]{2}{*}{Opcode} & \multicolumn{2}{|r|}{Extension} \\
\hline & & & \(\mathrm{x}_{6}\) & hint \\
\hline stfs.sthint & \multirow{5}{*}{\(\left[r_{3}\right]=f_{2}\), imm \(_{9}\)} & \multirow{5}{*}{7} & 32 & \multirow{5}{*}{See Table 4-40 on page 3:328} \\
\hline stfd.sthint & & & 33 & \\
\hline stf8.sthint & & & 31 & \\
\hline stfe.sthint & & & 30 & \\
\hline stf.spill.sthint & & & 3B & \\
\hline
\end{tabular}

\subsection*{4.4.1.11 Floating-point Load Pair}

\begin{tabular}{|c|c|c|c|c|c|c|}
\hline \multirow{2}{*}{Instruction} & \multirow[b]{2}{*}{Operands} & \multirow[b]{2}{*}{Opcode} & \multicolumn{4}{|c|}{Extension} \\
\hline & & & m & x & \(\mathrm{x}_{6}\) & hint \\
\hline Idfps.Idhint Idfpd.Idhint Idfp8.Idhint & \multirow{6}{*}{\(f_{1}, f_{2}=\left[r_{3}\right]\)} & \multirow{6}{*}{6} & \multirow{6}{*}{0} & \multirow{6}{*}{1} & \[
\begin{aligned}
& \hline 02 \\
& 03 \\
& 01 \\
& \hline
\end{aligned}
\] & \multirow{6}{*}{See Table 4-39 on page 3:328} \\
\hline Idfps.s.Idhint Idfpd.s.Idhint Idfp8.s.Idhint & & & & & \[
\begin{aligned}
& 06 \\
& 07 \\
& 05
\end{aligned}
\] & \\
\hline Idfps.a.Idhint Idfpd.a.Idhint Idfp8.a.Idhint & & & & & \[
\begin{aligned}
& \hline 0 \mathrm{~A} \\
& 0 \mathrm{~B} \\
& 09
\end{aligned}
\] & \\
\hline Idfps.sa.Idhint Idfpd.sa.Idhint Idfp8.sa.Idhint & & & & & \begin{tabular}{l}
OE \\
OF \\
OD
\end{tabular} & \\
\hline Idfps.c.clr./dhint Idfpd.c.clr./Idhint Idfp8.c.clr.Idhint & & & & & \[
\begin{aligned}
& 22 \\
& 23 \\
& 21
\end{aligned}
\] & \\
\hline Idfps.c.nc./dhint Idfpd.c.nc.Idhint Idfp8.c.nc.Idhint & & & & & \[
\begin{aligned}
& 26 \\
& 27 \\
& 25
\end{aligned}
\] & \\
\hline
\end{tabular}

\subsection*{4.4.1.12 Floating-point Load Pair - Increment by Immediate}

\begin{tabular}{|c|c|c|c|c|c|c|}
\hline \multirow{2}{*}{Instruction} & \multirow{2}{*}{Operands} & \multirow{2}{*}{Opcode} & \multicolumn{4}{|c|}{Extension} \\
\hline & & & m & X & \(\mathrm{x}_{6}\) & hint \\
\hline \multirow[t]{2}{*}{Idfps.Idhint Idfpd.Idhint Idfp8.Idhint} & \(f_{1}, f_{2}=\left[r_{3}\right], 8\) & \multirow{12}{*}{6} & \multirow{12}{*}{1} & \multirow[t]{12}{*}{1} & & \multirow{12}{*}{See Table 4-39 on page 3:328} \\
\hline & \(f_{1}, f_{2}=\left[r_{3}\right], 16\) & & & & \[
\begin{aligned}
& 03 \\
& 01
\end{aligned}
\] & \\
\hline Idfps.s.Idhint & \(f_{1}, f_{2}=\left[r_{3}\right], 8\) & & & & 06 & \\
\hline Idfpd.s.Idhint Idfp8.s.Idhint & \(f_{1}, f_{2}=\left[r_{3}\right], 16\) & & & & 07
05 & \\
\hline Idfps.a.Idhint & \(f_{1}, f_{2}=\left[r_{3}\right], 8\) & & & & 0A & \\
\hline Idfpd.a.Idhint Idfp8.a.Idhint & \(f_{1}, f_{2}=\left[r_{3}\right], 16\) & & & & 0B & \\
\hline Idfps.sa.Idhint & \(f_{1}, f_{2}=\left[r_{3}\right], 8\) & & & & 0E & \\
\hline Idfpd.sa./dhint Idfp8.sa.Idhint & \(f_{1}, f_{2}=\left[r_{3}\right], 16\) & & & & OF & \\
\hline Idfps.c.clr.Idhint & \(f_{1}, f_{2}=\left[r_{3}\right], 8\) & & & & 22 & \\
\hline Idfpd.c.clr.Idhint Idfp8.c.clr.Idhint & \(f_{1}, f_{2}=\left[r_{3}\right], 16\) & & & & 23
21 & \\
\hline Idfps.c.nc.Idhint & \(f_{1}, f_{2}=\left[r_{3}\right], 8\) & & & & 26 & \\
\hline Idfpd.c.nc.Idhint Idfp8.c.nc.Idhint & \(f_{1}, f_{2}=\left[r_{3}\right], 16\) & & & & 27
25 & \\
\hline
\end{tabular}

\subsection*{4.4.2 Line Prefetch}

The line prefetch instructions are encoded in major opcodes 6 and 7 along with the floating-point load/store instructions. See "Loads and Stores" on page 3:323 for a summary of the opcode extensions.

The line prefetch instructions all have a 2-bit cache locality opcode hint extension field in bits 29:28 (hint) as shown in Table 4-44.

Table 4-41. Line Prefetch Hint Completer
\begin{tabular}{|c|c|}
\hline \begin{tabular}{c} 
hint \\
Bits 29:28
\end{tabular} & Ifhint \\
\hline 0 & none \\
\hline 1 & .nt1 \\
\hline 2 & .nt2 \\
\hline 3 & .nta \\
\hline
\end{tabular}

\subsection*{4.4.2.1 Line Prefetch}
\begin{tabular}{|c|c|c|c|c|c|c|c|c|c|c|}
\hline & 40 & \multicolumn{2}{|l|}{373635} & \multicolumn{3}{|l|}{3029282726} & 2019 & \multicolumn{2}{|l|}{65} & 0 \\
\hline M13 & 6 & m & \(\mathrm{x}_{6}\) & hint & x & \(r_{3}\) & & & qp & \\
\hline & 4 & 1 & 6 & 2 & 1 & 7 & 14 & & 6 & \\
\hline
\end{tabular}
\begin{tabular}{|l|l|c|c|c|c|c|}
\hline \multicolumn{1}{|c|}{ Instruction } & \multirow{2}{*}{ Operands } & \multirow{2}{*}{ Opcode } & \multicolumn{4}{|c|}{ Extension } \\
\cline { 4 - 7 } & & & \(\mathbf{m}\) & \(\mathbf{x}\) & \(\mathbf{x}_{6}\) & hint \\
\hline Ifetch.excl.Ifhint & & & & & 2 D & See Table 4-41 on \\
Ifetch.fault.Ifhint & {\(\left[r_{3}\right]\)} & 6 & 0 & 0 & 2 E & \begin{tabular}{c} 
See \\
page 3:337
\end{tabular} \\
Ifetch.fault.excl.Ifhint & & & & & \(2 F\) & \\
\hline
\end{tabular}

\subsection*{4.4.2.2 Line Prefetch - Increment by Register}

\begin{tabular}{|c|c|c|c|c|c|c|}
\hline \multirow{2}{*}{Instruction} & \multirow[b]{2}{*}{Operands} & \multirow[b]{2}{*}{Opcode} & \multicolumn{4}{|c|}{Extension} \\
\hline & & & m & X & \(\mathrm{X}_{6}\) & hint \\
\hline Ifetch.Ifhint Ifetch.excl.Ifhint Ifetch.fault.lfhint Ifetch.fault.excl.Ifhint & \(\left[r_{3}\right], r_{2}\) & 6 & 1 & 0 & \[
\begin{aligned}
& 2 C \\
& 2 \mathrm{D} \\
& 2 \mathrm{E} \\
& 2 \mathrm{~F}
\end{aligned}
\] & See Table 4-41 on page 3:337 \\
\hline
\end{tabular}
4.4.2.3 Line Prefetch - Increment by Immediate

\begin{tabular}{|l|l|c|c|c|}
\hline \multicolumn{1}{|c|}{ Instruction } & \multirow{2}{*|}{ Operands } & \multirow{2}{*|}{ Opcode } & \multicolumn{2}{c|}{ Extension } \\
\cline { 4 - 5 } & & & \(x_{6}\) & hint \\
\hline Ifetch.Ifhint & & & 2 C & \\
Ifetch.excl.Ifhint & {\(\left[r_{3}\right]\), imm \(_{9}\)} & 7 & 2 C & See Table 4-41 on \\
Ifetch.fault.Ifhint & & & 2 E & page 3:337 \\
Ifetch.fault.excl.Ifhint & & & 2 F & \\
\hline
\end{tabular}

\subsection*{4.4.3 Semaphores}

The semaphore instructions are encoded in major opcode 4 along with the integer load/store instructions. See "Loads and Stores" on page 3:323 for a summary of the opcode extensions. These instructions have the same cache locality opcode hint extension field in bits 29:28 (hint) as load instructions. See Table 4-39, "Load Hint Completer" on page 3:328.

\subsection*{4.4.3.1 Exchange/Compare and Exchange}
M16 \begin{tabular}{|c|c|c|c|c|c|c|c|c|}
\hline 4 & m & \(\mathrm{x}_{6}\) & hint & x & \(\mathrm{r}_{3}\) & \(r_{2}\) & \(r_{1}\) & qp \\
\hline 4 & 1 & 6 & 2 & 1 & 7 & 7 & 7 & 6 \\
\hline
\end{tabular}
\begin{tabular}{|c|c|c|c|c|c|c|}
\hline \multirow{2}{*}{Instruction} & \multirow[b]{2}{*}{Operands} & \multirow[b]{2}{*}{Opcode} & \multicolumn{4}{|c|}{Extension} \\
\hline & & & m & X & \(\mathrm{X}_{6}\) & hint \\
\hline cmpxchg1.acq.Idhint cmpxchg2.acq.Idhint cmpxchg4.acq.Idhint cmpxchg8.acq.Idhint & \multirow[b]{2}{*}{\(r_{1}=\left[r_{3}\right], r_{2}\), ar.ccv} & \multirow{4}{*}{4} & \multirow{4}{*}{0} & \multirow{4}{*}{1} & \[
\begin{aligned}
& 00 \\
& 01 \\
& 02 \\
& 03
\end{aligned}
\] & \multirow{4}{*}{\begin{tabular}{l}
See \\
Table 4-39 on page 3:328
\end{tabular}} \\
\hline cmpxchg1.rel./dhint cmpxchg2.rel./dhint cmpxchg4.rel.Idhint cmpxchg8.rel./dhint & & & & & \[
\begin{aligned}
& 04 \\
& 05 \\
& 06 \\
& 07
\end{aligned}
\] & \\
\hline cmp8xchg16.acq.Idhint cmp8xchg16.rel.Idhint & \(r_{1}=\left[r_{3}\right], r_{2}\), ar.csd, ar.ccv & & & & 20
24 & \\
\hline xchg1./dhint xchg2.Idhint xchg4.Idhint xchg8./dhint & \(r_{1}=\left[r_{3}\right], r_{2}\) & & & & 08
09
04
0B & \\
\hline
\end{tabular}

\subsection*{4.4.3.2 Fetch and Add - Immediate}

\begin{tabular}{|c|c|c|c|c|c|c|}
\hline \multirow[b]{2}{*}{Instruction} & \multirow[b]{2}{*}{Operands} & \multirow[b]{2}{*}{Opcode} & \multicolumn{4}{|c|}{Extension} \\
\hline & & & m & X & \(\mathrm{X}_{6}\) & hint \\
\hline fetchadd4.acq.Idhint fetchadd8.acq.Idhint & \multirow[b]{2}{*}{\(r_{1}=\left[r_{3}\right]\), inc \(_{3}\)} & \multirow{2}{*}{4} & \multirow[b]{2}{*}{0} & \multirow[b]{2}{*}{1} & 12
13 & \multirow[b]{2}{*}{See Table 4-39 on page 3:328} \\
\hline fetchadd4.rel.Idhint fetchadd8.rel.Idhint & & & & & 16
17 & \\
\hline
\end{tabular}

\subsection*{4.4.4 Set/Get FR}

The set FR instructions are encoded in major opcode 6 along with the floating-point load/store instructions. The get FR instructions are encoded in major opcode 4 along with the integer load/store instructions. See "Loads and Stores" on page 3:323 for a summary of the opcode extensions.

\subsection*{4.4.4.1 Set FR}
\begin{tabular}{|c|c|c|c|c|c|c|c|c|c|c|}
\hline \multirow[b]{2}{*}{M18} & \multicolumn{3}{|l|}{\(40 \quad 373635\)} & \multicolumn{2}{|l|}{3029282726} & 2019 & 1312 & 6 & & 0 \\
\hline & 6 & 6 m & \(\mathrm{x}_{6}\) & x & & \(\mathrm{r}_{2}\) & \(\mathrm{f}_{1}\) & & qp & \\
\hline & 4 & 41 & 6 & 1 & 7 & 7 & 7 & & 6 & \\
\hline
\end{tabular}
\begin{tabular}{|c|c|c|c|c|c|}
\hline \multirow{2}{*}{Instruction} & \multirow{2}{*}{Operands} & \multirow{2}{*}{Opcode} & \multicolumn{3}{|c|}{Extension} \\
\hline & & & m & X & \(\mathrm{x}_{6}\) \\
\hline ```
setf.sig
setf.exp
setf.s
setf.d
``` & \(f_{1}=r_{2}\) & 6 & 0 & 1 & \[
\begin{aligned}
& 1 \mathrm{C} \\
& 1 \mathrm{D} \\
& 1 \mathrm{E} \\
& 1 \mathrm{~F}
\end{aligned}
\] \\
\hline
\end{tabular}

\subsection*{4.4.4.2 Get FR}

\begin{tabular}{|c|c|c|c|c|c|}
\hline \multirow{2}{*}{Instruction} & \multirow{2}{*}{Operands} & \multirow{2}{*}{Opcode} & \multicolumn{3}{|c|}{Extension} \\
\hline & & & m & x & \(\mathrm{x}_{6}\) \\
\hline getf.sig & & & & & 1C \\
\hline getf.exp & & 4 & 0 & 1 & 1D \\
\hline getf.s & \(r_{1}=f_{2}\) & 4 & 0 & 1 & 1E \\
\hline getf.d & & & & & 1F \\
\hline
\end{tabular}

\subsection*{4.4.5 Speculation and Advanced Load Checks}

The speculation and advanced load check instructions are encoded in major opcodes 0 and 1 along with the system/memory management instructions. See "System/Memory Management" on page 3:345 for a summary of the opcode extensions.
4.4.5.1 Integer Speculation Check (M-Unit)

\begin{tabular}{|l|l|c|c|}
\hline \multirow{2}{*}{ Instruction } & \multicolumn{2}{|c|}{ Operands } & \multirow{2}{*}{ Opcode } \\
\cline { 4 - 4 } & & & Extension \\
\hline chk.s.m & \(r_{2}\), target \(_{25}\) & 1 & 1 \\
\hline
\end{tabular}
4.4.5.2 Floating-point Speculation Check
\begin{tabular}{|c|c|c|c|c|c|c|c|c|c|}
\hline & & \multicolumn{2}{|l|}{373635} & 3332 & 2019 & 1312 & 6 & & 0 \\
\hline M21 & 1 & s & \(\mathrm{X}_{3}\) & imm 13 c & \(\mathrm{f}_{2}\) & \(\mathrm{imm}_{7 a}\) & & qp & \\
\hline & 4 & 1 & 3 & 13 & 7 & 7 & & 6 & \\
\hline
\end{tabular}
\begin{tabular}{|l|l|c|c|}
\hline \multirow{2}{*}{ Instruction } & \multicolumn{2}{|c|}{ Operands } & Opcode \\
\cline { 4 - 4 } & & & Extension \\
\hline chk.s & \(f_{2}\), target \(_{25}\) & 1 & 3 \\
\hline
\end{tabular}

\subsection*{4.4.5.3 Integer Advanced Load Check}

M22
\begin{tabular}{|c|c|c|c|c|c|c|}
40 & & \multicolumn{5}{c}{1312} \\
0 & s & \(\mathrm{x}_{3}\) & \(\mathrm{imm}_{20 \mathrm{~b}}\) & \(\mathrm{r}_{1}\) & qp \\
\hline 4 & 1 & 3 & 20 & 7 & 6 \\
\hline
\end{tabular}
\begin{tabular}{|l|l|c|c|}
\hline \multicolumn{1}{|c|}{ Instruction } & \multicolumn{1}{|c|}{ Operands } & \multirow{2}{*}{ Opcode } & Extension \\
\cline { 4 - 4 } & & & \(\mathrm{x}_{3}\) \\
\hline \begin{tabular}{l} 
chk.a.nc \\
chk.a.clr
\end{tabular} & \(r_{1}\), target \(_{25}\) & 0 & 4 \\
\hline
\end{tabular}
4.4.5.4 Floating-point Advanced Load Check

M23

\begin{tabular}{|l|l|c|c|}
\hline \multicolumn{1}{|c|}{ Instruction } & \multicolumn{1}{|c|}{ Operands } & \multirow{2}{*}{ Opcode } & Extension \\
\cline { 4 - 4 } & & & \(\mathrm{x}_{3}\) \\
\hline \begin{tabular}{l} 
chk.a.nc \\
chk.a.clr
\end{tabular} & \(f_{1}\), target \(_{25}\) & 0 & 6 \\
\hline
\end{tabular}

\subsection*{4.4.6 Cache/Synchronization/RSE/ALAT}

The cache/synchronization/RSE/ALAT instructions are encoded in major opcode 0 along with the memory management instructions. See "System/Memory Management" on page \(3: 345\) for a summary of the opcode extensions.

\subsection*{4.4.6.1 Sync/Fence/Serialize/ALAT Control}

M24
\begin{tabular}{|c|c|c|c|c|c|c|}
\hline 40 & 373635 & 33323130 & \multicolumn{2}{c}{2726} & 6 & qp \\
\hline 0 & & \(\mathrm{x}_{3}\) & \(\mathrm{x}_{2}\) & \(\mathrm{x}_{4}\) & & 61 \\
\hline 4 & 1 & 3 & 2 & 4 & 21 & 6 \\
\hline
\end{tabular}
\begin{tabular}{|c|c|c|c|c|}
\hline \multirow{2}{*}{Instruction} & \multirow{2}{*}{Opcode} & \multicolumn{3}{|c|}{Extension} \\
\hline & & \(\mathrm{x}_{3}\) & \(\mathrm{x}_{4}\) & \(\mathrm{x}_{2}\) \\
\hline invala & \multirow{7}{*}{0} & \multirow{7}{*}{0} & 0 & 1 \\
\hline fwb & & & 0 & \multirow{3}{*}{2} \\
\hline & & & 2 & \\
\hline mf.a & & & 3 & \\
\hline srlz.d & & & 0 & \multirow{3}{*}{3} \\
\hline srlz.i & & & 1 & \\
\hline sync.i & & & 3 & \\
\hline
\end{tabular}

\subsection*{4.4.6.2 RSE Control}

\begin{tabular}{|l|c|c|c|c|}
\hline \multirow{2}{*}{ Instruction } & \multirow{2}{*}{ Opcode } & \multicolumn{3}{|c|}{ Extension } \\
\cline { 3 - 5 } & & \(\mathrm{x}_{3}\) & \(\mathrm{x}_{4}\) & \(\mathrm{x}_{2}\) \\
\hline \begin{tabular}{l} 
flushrs \\
\\
loadrs \(^{\mathrm{f}}\)
\end{tabular} & 0 & 0 & \begin{tabular}{c}
C \\
A
\end{tabular} & 0 \\
\hline
\end{tabular}

\subsection*{4.4.6.3 Integer ALAT Entry Invalidate}
\begin{tabular}{|c|c|c|c|c|c|c|c|c|}
\hline & \multicolumn{2}{|c|}{373635} & \multicolumn{2}{|l|}{33323130} & 2726 & 1312 & 65 & 0 \\
\hline M26 & 0 & \(\mathrm{X}_{3}\) & \(\mathrm{X}_{2}\) & \(\mathrm{X}_{4}\) & & \(\mathrm{r}_{1}\) & qp & \\
\hline & 4 & 3 & 2 & 4 & 14 & 7 & 6 & \\
\hline
\end{tabular}
\begin{tabular}{|l|c|c|c|c|c|}
\hline \multirow{2}{*}{ Instruction } & \multirow{2}{*}{ Operands } & \multirow{2}{*}{ Opcode } & \multicolumn{3}{|c|}{ Extension } \\
\cline { 4 - 6 } & & & \(\mathrm{x}_{3}\) & \(\mathrm{x}_{4}\) & \(\mathrm{x}_{2}\) \\
\hline invala.e & \(r_{1}\) & 0 & 0 & 2 & 1 \\
\hline
\end{tabular}

\subsection*{4.4.6.4 Floating-point ALAT Entry Invalidate}

\begin{tabular}{|l|c|c|c|c|c|}
\hline \multirow{2}{*}{ Instruction } & \multirow{2}{*}{ Operands } & \multirow{2}{*}{ Opcode } & \multicolumn{3}{|c|}{ Extension } \\
\cline { 4 - 6 } & & & \(x_{3}\) & \(x_{4}\) & \(\mathbf{x}_{2}\) \\
\hline invala.e & \(f_{1}\) & 0 & 0 & 3 & 1 \\
\hline
\end{tabular}

\subsection*{4.4.6.5 Flush Cache}

\begin{tabular}{|l|c|c|c|c|c|}
\hline \multicolumn{1}{|c|}{ Instruction } & \multicolumn{2}{|c|}{ Operands } & \multirow{2}{*}{ Opcode } & \multicolumn{3}{c|}{ Extension } \\
\cline { 4 - 6 } & \multicolumn{2}{|c|}{} & \(\mathrm{x}_{3}\) & \(\mathrm{x}_{6}\) & \(\mathbf{x}\) \\
\hline fc \\
fc.i
\end{tabular}

\subsection*{4.4.7 GR/AR Moves (M-Unit)}

The M-Unit GR/AR move instructions are encoded in major opcode 0 along with the system/memory management instructions. (Some ARs are accessed using system control instructions on the I-unit. See "GR/AR Moves (I-Unit)" on page 3:321.) See "System/Memory Management" on page 3:345 for a summary of the M-Unit GR/AR opcode extensions.

\subsection*{4.4.7.1 Move to AR - Register (M-Unit)}

M29

\begin{tabular}{|l|l|c|c|c|}
\hline \multirow{2}{*}{ Instruction } & \multirow{2}{*}{ Operands } & \multirow{2}{*}{ Opcode } & \multicolumn{2}{|c|}{ Extension } \\
\cline { 4 - 5 } & & & \(x_{3}\) & \(\mathrm{x}_{6}\) \\
\hline mov.m & \(\mathrm{ar}_{3}=r_{2}\) & 1 & 0 & 2 A \\
\hline
\end{tabular}

\subsection*{4.4.7.2 Move to AR - Immediate \({ }_{8}\) (M-Unit)}

M30
\begin{tabular}{|c|c|c|c|c|c|c|c|c|c|c|}
\hline 40 & \multicolumn{2}{|l|}{373635} & 33323130 & \multicolumn{2}{|c|}{2726} & 2019 & 1312 & \multicolumn{2}{|l|}{65} & 0 \\
\hline 0 & s & \(\mathrm{X}_{3}\) & \(\mathrm{x}_{2}\) & \(\mathrm{x}_{4}\) & \(\mathrm{ar}_{3}\) & \(\mathrm{imm}_{7 \mathrm{~b}}\) & & & qp & \\
\hline 4 & & 3 & 2 & 4 & 7 & 7 & 7 & & & \\
\hline
\end{tabular}
\begin{tabular}{|l|l|c|c|c|c|}
\hline \multirow{2}{*}{\multicolumn{2}{|c|}{ Instruction }} & \multirow{2}{*}{ Operands } & \multirow{3}{*}{ Opcode } & \multicolumn{3}{|c|}{ Extension } \\
\cline { 4 - 6 } & & & \(\mathrm{x}_{3}\) & \(\mathrm{x}_{4}\) & \(\mathrm{x}_{2}\) \\
\hline mov.m & \(\mathrm{ar}_{3}=\mathrm{imm}_{8}\) & 0 & 0 & 8 & 2 \\
\hline
\end{tabular}

\subsection*{4.4.7.3 Move from AR (M-Unit)}
\begin{tabular}{|c|c|c|c|c|c|c|c|c|}
\hline & \multicolumn{2}{|c|}{373635} & 3332 & 2726 & 2019 & 1312 & 65 & 0 \\
\hline M31 & 1 & \(\mathrm{X}_{3}\) & \(\mathrm{x}_{6}\) & \(\mathrm{ar}_{3}\) & & \(\mathrm{r}_{1}\) & qp & \\
\hline & 4 & 3 & 6 & 7 & 7 & 7 & 6 & \\
\hline
\end{tabular}
\begin{tabular}{|l|l|c|c|c|}
\hline \multirow{2}{*}{ Instruction } & \multicolumn{2}{|c|}{ Operands } & \multirow{2}{*}{ Opcode } & \multicolumn{2}{|c|}{ Extension } \\
\cline { 4 - 5 } & & & \(\mathrm{x}_{3}\) & \(\mathrm{x}_{6}\) \\
\hline mov.m & \(r_{1}=a r_{3}\) & 1 & 0 & 22 \\
\hline
\end{tabular}

\subsection*{4.4.8 GR/CR Moves}

The GR/CR move instructions are encoded in major opcode 0 along with the system/memory management instructions. See "System/Memory Management" on page \(3: 345\) for a summary of the opcode extensions.

\subsection*{4.4.8.1 Move to CR}

M32

\begin{tabular}{|l|l|c|c|c|}
\hline \multirow{2}{*}{ Instruction } & \multirow{2}{*}{ Operands } & \multirow{2}{*}{ Opcode } & \multicolumn{2}{|c|}{ Extension } \\
\cline { 4 - 5 } & & & \(\mathrm{x}_{3}\) & \(\mathrm{x}_{6}\) \\
\hline mov \(^{\mathrm{p}}\) & \(\mathrm{cr}_{3}=r_{2}\) & 1 & 0 & 2 C \\
\hline
\end{tabular}

\subsection*{4.4.8.2 Move from CR}

\begin{tabular}{|c|c|c|c|c|}
\hline \multirow{2}{*}{ Instruction } & \multicolumn{2}{|c|}{ Operands } & \multirow{2}{*}{ Opcode } & \multicolumn{2}{|c|}{ Extension } \\
\cline { 4 - 5 } & & & \(\mathrm{x}_{3}\) & \(\mathrm{x}_{6}\) \\
\hline mov \(^{\mathrm{p}}\) & \(r_{1}=c r_{3}\) & 1 & 0 & 24 \\
\hline
\end{tabular}

\subsection*{4.4.9 Miscellaneous M-Unit Instructions}

The miscellaneous \(M\)-unit instructions are encoded in major opcode 0 along with the system/memory management instructions. See "System/Memory Management" on page \(3: 345\) for a summary of the opcode extensions.

\subsection*{4.4.9.1 Allocate Register Stack Frame}

\begin{tabular}{|l|l|c|c|}
\hline \multirow{2}{*}{ Instruction } & Operands & \multirow{2}{*}{ Opcode } & Extension \\
\cline { 3 - 4 } & & & \(x_{3}\) \\
\hline alloc \(^{\mathrm{f}}\) & \(r_{1}=\) ar.pfs, \(i, I, o, r\) & 1 & 6 \\
\hline
\end{tabular}

Note: The three immediates in the instruction encoding are formed from the operands as follows:
sof \(=i+i+o\) sol \(=i+1\) sor \(=r \gg 3\)

\subsection*{4.4.9.2 Move to PSR}

\begin{tabular}{|c|c|c|c|c|}
\hline \multirow{2}{*}{Instruction} & \multirow{2}{*}{Operands} & \multirow{2}{*}{Opcode} & \multicolumn{2}{|c|}{Extension} \\
\hline & & & \(\mathrm{X}_{3}\) & \(\mathrm{x}_{6}\) \\
\hline \[
\begin{aligned}
& \operatorname{mov}^{p} \\
& \operatorname{mov}
\end{aligned}
\] & \[
\begin{aligned}
& \text { psr.I }=r_{2} \\
& \text { psr.um }=r_{2}
\end{aligned}
\] & 1 & 0 & \[
\begin{aligned}
& 2 \mathrm{D} \\
& 29
\end{aligned}
\] \\
\hline
\end{tabular}

\subsection*{4.4.9.3 Move from PSR}

\begin{tabular}{|c|c|c|c|c|}
\hline \multirow{2}{*}{Instruction} & \multirow{2}{*}{Operands} & \multirow{2}{*}{Opcode} & \multicolumn{2}{|c|}{Extension} \\
\hline & & & \(\mathrm{x}_{3}\) & \(\mathrm{x}_{6}\) \\
\hline \[
\begin{aligned}
& \operatorname{mov}^{p} \\
& \operatorname{mov}
\end{aligned}
\] & \[
\begin{aligned}
& r_{1}=\text { psr } \\
& r_{1}=\text { psr.um }
\end{aligned}
\] & 1 & 0 & 25
21 \\
\hline
\end{tabular}

\subsection*{4.4.9.4 Break (M-Unit)}
\begin{tabular}{|c|c|c|c|c|c|c|c|c|c|c|}
\hline & \multicolumn{3}{|c|}{373635} & \multicolumn{2}{|l|}{33323130} & 272625 & & 6 & & 0 \\
\hline M37 & 0 & i & \(\mathrm{X}_{3}\) & \(\mathrm{x}_{2}\) & \(\mathrm{x}_{4}\) & & imm 20 a & & qp & \\
\hline & 4 & & 3 & 2 & 4 & 1 & 20 & & 6 & \\
\hline
\end{tabular}
\begin{tabular}{|l|l|c|c|c|c|}
\hline \multirow{2}{*}{ Instruction } & \multirow{2}{*}{ Operands } & \multirow{2}{*}{ Opcode } & \multicolumn{3}{|c|}{ Extension } \\
\cline { 4 - 6 } & & & \(\mathbf{x}_{3}\) & \(\mathbf{x}_{4}\) & \(\mathbf{x}_{\mathbf{2}}\) \\
\hline break.m & imm \(_{21}\) & 0 & 0 & 0 & 0 \\
\hline
\end{tabular}

\subsection*{4.4.10 System/Memory Management}

All system/memory management instructions are encoded within major opcodes 0 and 1 using a 3-bit opcode extension field ( \(x_{3}\) ) in bits \(35: 33\). Some instructions also have a 4-bit opcode extension field ( \(x_{4}\) ) in bits 30:27, or a 6-bit opcode extension field ( \(x_{6}\) ) in bits 32:27. Most of the instructions having a 4-bit opcode extension field also have a 2 -bit extension field ( \(x_{2}\) ) in bits 32:31. Table 4-42 shows the 3 -bit assignments for opcode 0, Table 4-43 summarizes the 4-bit+2-bit assignments for opcode 0, Table 4-44 shows the 3-bit assignments for opcode 1, and Table 4-45 summarizes the 6-bit assignments for opcode 1.

Table 4-42. Opcode 0 System/Memory Management 3-bit Opcode Extensions
\begin{tabular}{|c|c|c|}
\hline \multirow{4}{*}{\begin{tabular}{c} 
Opcode \\
Bits 40:37
\end{tabular}} & \begin{tabular}{c}
\(x_{3}\) \\
Bits \(35: 33\)
\end{tabular} & \begin{tabular}{c} 
System/Memory Management 4-bit+2-bit Ext \\
(Table 4-43)
\end{tabular} \\
\hline \multirow{5}{*}{0} & 0 & \begin{tabular}{c} 
Sy
\end{tabular} \\
\cline { 2 - 2 } & 1 & chk.a.nc \(-\mathrm{int} \mathrm{M22}\)
\end{tabular}

Table 4-43. Opcode 0 System/Memory Management 4-bit+2-bit Opcode Extensions


Table 4-44. Opcode 1 System/Memory Management 3-bit Opcode Extensions
\begin{tabular}{|c|c|c|}
\hline \begin{tabular}{c} 
Opcode \\
Bits 40:37
\end{tabular} & \begin{tabular}{c}
\(x_{3}\) \\
Bits \\
\(35: 33\)
\end{tabular} & \\
\hline \multirow{5}{*}{1} & 0 & System/Memory Management 6-bit Ext (Table 4-45) \\
\cline { 2 - 4 } & 1 & chk.s.m - int M20 \\
\cline { 2 - 4 } & 2 & \\
\cline { 2 - 4 } & 3 & chk.s - fp M21 \\
\cline { 2 - 4 } & 4 & \\
\cline { 2 - 4 } & 5 & \\
\cline { 2 - 4 } & 6 & \\
\hline
\end{tabular}

Table 4-45. Opcode 1 System/Memory Management 6-bit Opcode Extensions
\begin{tabular}{|c|c|c|c|c|c|c|}
\hline \multirow[t]{3}{*}{\[
\begin{gathered}
\text { Opcode } \\
\text { Bits } \\
40: 37
\end{gathered}
\]} & \multirow[t]{3}{*}{\[
\begin{gathered}
x_{3} \\
\text { Bits } \\
35: 33
\end{gathered}
\]} & \multicolumn{5}{|c|}{\(\mathrm{x}_{6}\)} \\
\hline & & \multirow[t]{2}{*}{\[
\begin{gathered}
\text { Bits } \\
30: 27
\end{gathered}
\]} & \multicolumn{4}{|c|}{Bits 32:31} \\
\hline & & & 0 & 1 & 2 & 3 \\
\hline \multirow{16}{*}{1} & \multirow{16}{*}{0} & 0 & mov to rr M42 & mov from rr M43 & & fc M28 \\
\hline & & 1 & mov to dbr M42 & mov from dbr M43 & mov from psr.um M36 & probe.rw.fault \(\mathrm{imm}_{2}\) M40 \\
\hline & & 2 & mov to ibr M42 & mov from ibr M43 & mov.m from ar M31 & probe.r.fault \(\mathrm{imm}_{2}\) M40 \\
\hline & & 3 & mov to pkr M42 & mov from pkr M43 & & probe.w.fault \(\mathrm{imm}_{2}\) M40 \\
\hline & & 4 & mov to pmc M42 & mov from pmc M43 & mov from cr M33 & ptc.e M47 \\
\hline & & 5 & mov to pmd M42 & mov from pmd M43 & mov from psr M36 & \\
\hline & & 6 & & & & \\
\hline & & 7 & & mov from cpuid M43 & & \\
\hline & & 8 & & probe.r - imm 2 M39 & & probe.r M38 \\
\hline & & 9 & ptc.l M45 & probe.w - imm 2 M39 & mov to psr.um M35 & probe.w M38 \\
\hline & & A & ptc.g M45 & thash M46 & mov.m to ar M29 & \\
\hline & & B & ptc.ga M45 & ttag M46 & & \\
\hline & & C & ptr.d M45 & & mov to cr M32 & \\
\hline & & D & ptr.i M45 & & mov to psr.l M35 & \\
\hline & & E & itr.d M42 & tpa M46 & itc.d M41 & \\
\hline & & F & itr.i M42 & tak M46 & itc.i M41 & \\
\hline
\end{tabular}

\subsection*{4.4.10.1 Probe - Register}

\begin{tabular}{|l|l|c|c|c|}
\hline \multicolumn{1}{|c|}{ Instruction } & \multicolumn{1}{|c|}{ Operands } & \multirow{2}{*}{ Opcode } & \multicolumn{2}{c|}{ Extension } \\
\cline { 4 - 5 } & \multicolumn{2}{|c|}{} & \(\mathbf{x}_{3}\) & \(\mathbf{x}_{6}\) \\
\hline \begin{tabular}{l} 
probe.r \\
probe.w
\end{tabular} & \(r_{1}=r_{3}, r_{2}\) & 1 & 0 & 38 \\
39 \\
\hline
\end{tabular}

\subsection*{4.4.10.2 Probe - Immediate \(\mathbf{2}^{2}\)}

\begin{tabular}{|l|l|c|c|c|}
\hline \multicolumn{1}{|c|}{ Instruction } & \multicolumn{1}{c|}{ Operands } & \multirow{2}{c|}{ Opcode } & \multicolumn{2}{|c|}{ Extension } \\
\cline { 4 - 5 } & \multicolumn{1}{|c|}{} & \(\mathbf{x}_{3}\) & \(\mathbf{x}_{6}\) \\
\hline \begin{tabular}{l} 
probe.r \\
probe.w
\end{tabular} & \(r_{1}=r_{3}, i m m_{2}\) & 1 & 0 & 18 \\
\hline
\end{tabular}

\subsection*{4.4.10.3 Probe Fault - Immediate \(\mathbf{2}_{2}\)}

\begin{tabular}{|l|l|c|c|c|}
\hline \multicolumn{1}{|c|}{ Instruction } & \multicolumn{1}{c|}{ Operands } & \multirow{2}{*|}{ Opcode } & \multicolumn{2}{c|}{ Extension } \\
\cline { 4 - 5 } & \multicolumn{1}{|c|}{} & \(\mathbf{x}_{3}\) & \(\mathbf{x}_{6}\) \\
\hline \begin{tabular}{l} 
probe.rw.fault \\
probe.r.fault \\
probe.w.fault
\end{tabular} & \(r_{3}\), imm \(_{2}\) & 1 & 31 \\
\hline
\end{tabular}

\subsection*{4.4.10.4 Translation Cache Insert}

M41

\begin{tabular}{|l|l|c|c|c|}
\hline \multicolumn{1}{|c|}{ Instruction } & Operands & \multirow{2}{*|}{ Opcode } & \multicolumn{2}{|c|}{ Extension } \\
\cline { 4 - 6 } & & & \(x_{3}\) & \(x_{6}\) \\
\hline\({\text { itc. } d^{\prime p}}^{\text {itc. }}{ }^{\text {p }}\)
\end{tabular}
4.4.10.5 Move to Indirect Register/Translation Register Insert
M42

\begin{tabular}{|c|c|c|c|c|}
\hline \multirow{2}{*}{Instruction} & \multirow{2}{*}{Operands} & \multirow{2}{*}{Opcode} & \multicolumn{2}{|c|}{Extension} \\
\hline & & & \(\mathrm{x}_{3}\) & \(\mathrm{x}_{6}\) \\
\hline \multirow{6}{*}{mov \({ }^{p}\)} & \(\mathrm{rr}\left[r_{3}\right]=r_{2}\) & \multirow{8}{*}{1} & \multirow{8}{*}{0} & 00 \\
\hline & \(\mathrm{dbr}\left[r_{3}\right]=r_{2}\) & & & 01 \\
\hline & \(\mathrm{ibr}\left[r_{3}\right]=r_{2}\) & & & 02 \\
\hline & \(\operatorname{pkr}\left[r_{3}\right]=r_{2}\) & & & 03 \\
\hline & \(\mathrm{pmc}\left[r_{3}\right]=r_{2}\) & & & 04 \\
\hline & \(\operatorname{pmd}\left[r_{3}\right]=r_{2}\) & & & 05 \\
\hline itr. \(\mathrm{d}^{p}\) & \(\mathrm{dtr}\left[r_{3}\right]=r_{2}\) & & & OE \\
\hline itr. \(\mathrm{i}^{p}\) & \(\operatorname{itr}\left[r_{3}\right]=r_{2}\) & & & OF \\
\hline
\end{tabular}

\subsection*{4.4.10.6 Move from Indirect Register}

\begin{tabular}{|c|c|c|c|c|}
\hline \multirow[b]{2}{*}{Instruction} & \multirow[b]{2}{*}{Operands} & \multirow[b]{2}{*}{Opcode} & \multicolumn{2}{|c|}{Extension} \\
\hline & & & \(\mathrm{x}_{3}\) & \(\mathrm{x}_{6}\) \\
\hline \multirow{5}{*}{mov \({ }^{p}\)} & \(r_{1}=r \mathrm{rr}\left[r_{3}\right]\) & \multirow{7}{*}{1} & \multirow{7}{*}{0} & 10 \\
\hline & \(r_{1}=\mathrm{dbr}\left[r_{3}\right]\) & & & 11 \\
\hline & \(r_{1}=\mathrm{ibr}\left[r_{3}\right]\) & & & 12 \\
\hline & \(r_{1}=\operatorname{pkr}\left[r_{3}\right]\) & & & 13 \\
\hline & \(r_{1}=\mathrm{pmc}\left[r_{3}\right]\) & & & 14 \\
\hline \multirow[b]{2}{*}{mov} & \(r_{1}=\mathrm{pmd}\left[r_{3}\right]\) & & & 15 \\
\hline & \(r_{1}=\operatorname{cpuid}\left[r_{3}\right]\) & & & 17 \\
\hline
\end{tabular}
4.4.10.7 Set/Reset User/System Mask

\begin{tabular}{|c|c|c|c|c|}
\hline \multirow{2}{*}{Instruction} & \multirow{2}{*}{Operands} & \multirow{2}{*}{Opcode} & \multicolumn{2}{|c|}{Extension} \\
\hline & & & \(\mathrm{x}_{3}\) & \(\mathrm{X}_{4}\) \\
\hline sum & & & & 4 \\
\hline rum & & 0 & 0 & 5 \\
\hline ssm \({ }^{\text {p }}\) & \(\mathrm{imm}_{24}\) & 0 & 0 & 6 \\
\hline \(\mathrm{rsm}^{p}\) & & & & 7 \\
\hline
\end{tabular}

\subsection*{4.4.10.8 Translation Purge}

\begin{tabular}{|c|c|c|c|c|}
\hline \multirow{2}{*}{Instruction} & \multirow{2}{*}{Operands} & \multirow{2}{*}{Opcode} & \multicolumn{2}{|c|}{Extension} \\
\hline & & & \(\mathrm{x}_{3}\) & \(\mathrm{x}_{6}\) \\
\hline ptc. \(I^{\text {p }}\) & & & & 09 \\
\hline ptc. \({ }^{\text {lp }}\) & & & & 0 A \\
\hline ptc.ga \({ }^{\text {p }}\) & \(r_{3}, r_{2}\) & 1 & 0 & OB \\
\hline ptr.d \({ }^{\text {p }}\) & & & & OC \\
\hline ptr.i \({ }^{p}\) & & & & OD \\
\hline
\end{tabular}

\subsection*{4.4.10.9 Translation Access}

\begin{tabular}{|l|l|c|c|c|}
\hline \multicolumn{1}{|c|}{ Instruction } & \multicolumn{2}{|c|}{ Operands } & \multirow{2}{*}{ Opcode } & \multicolumn{2}{c|}{ Extension } \\
\cline { 4 - 5 } & & & \(\mathrm{x}_{3}\) & \(\mathrm{x}_{6}\) \\
\hline thash & & & & 1 A \\
ttag & \(r_{1}=r_{3}\) & 1 & 0 & 1 B \\
tpa \(^{\mathrm{p}}\) \\
\(\operatorname{tak}^{\mathrm{p}}\)
\end{tabular}

\subsection*{4.4.10.10 Purge Translation Cache Entry}

\begin{tabular}{|c|c|c|c|c|}
\hline \multirow{2}{*}{ Instruction } & \multirow{2}{*}{ Operands } & \multirow{2}{*}{ Opcode } & \multicolumn{2}{|c|}{ Extension } \\
\cline { 4 - 5 } & & & \(x_{3}\) & \(\mathbf{x}_{6}\) \\
\hline\({\text { ptc. } \mathrm{e}^{p}}^{2}\) & \(r_{3}\) & 1 & 0 & 34 \\
\hline
\end{tabular}

\subsection*{4.4.11 Nop/Hint (M-Unit)}

M-unit nop and hint instructions are encoded within major opcode 0 using a 3-bit opcode extension field in bits 35:33 ( \(x_{3}\) ), a 2-bit opcode extension field in bits 32:31 ( \(\mathrm{x}_{2}\) ), a 4-bit opcode extension field in bits 30:27 ( \(\mathrm{x}_{4}\) ), and a 1-bit opcode extension field in bit 26 ( y ), as shown in Table 4-46.

Table 4-46. Misc M-Unit 1-bit Opcode Extensions
\begin{tabular}{|c|c|c|c|c|c|}
\hline \begin{tabular}{c} 
Opcode \\
Bits \(40: 37\)
\end{tabular} & \begin{tabular}{c}
\(x_{3}\) \\
Bits \(35: 33\)
\end{tabular} & \begin{tabular}{c}
\(x_{4}\) \\
Bits \(30: 27\)
\end{tabular} & \begin{tabular}{c}
\(x_{2}\) \\
Bits \(32: 31\)
\end{tabular} & \begin{tabular}{c}
\(y\) \\
Bit 26
\end{tabular} & \\
\hline 0 & 0 & 1 & 0 & 0 & nop.m \\
\cline { 4 - 5 } & 0 & & 1 & hint.m \\
\hline
\end{tabular}
\begin{tabular}{|c|c|c|c|c|c|c|c|c|}
\hline \multicolumn{3}{|c|}{373635} & \multicolumn{2}{|l|}{33323130} & 27262 & & 65 & 0 \\
\hline 0 & i & \(\mathrm{X}_{3}\) & \(\mathrm{x}_{2}\) & \(\mathrm{x}_{4}\) & y & \(\mathrm{imm}_{20}\) & qp & \\
\hline 4 & & 3 & 2 & 4 & 1 & 20 & 6 & \\
\hline
\end{tabular}
\begin{tabular}{|l|l|c|c|c|c|c|}
\hline \multicolumn{1}{|c|}{ Instruction } & \multicolumn{2}{|c|}{ Operands } & \multirow{2}{*}{ Opcode } & \multicolumn{4}{|c|}{ Extension } \\
\cline { 3 - 7 } & & \(\mathbf{x}_{3}\) & \(\mathbf{x}_{4}\) & \(\mathbf{x}_{2}\) & \(\mathbf{y}\) \\
\hline \begin{tabular}{l} 
nop.m \\
hint.m
\end{tabular} & imm \(_{21}\) & 0 & 0 & 1 & 0 & 0 \\
1
\end{tabular}

\subsection*{4.5 B-Unit Instruction Encodings}

The branch-unit includes branch, predict, and miscellaneous instructions.

\subsection*{4.5.1 Branches}

Opcode 0 is used for indirect branch, opcode 1 for indirect call, opcode 4 for IP-relative branch, and opcode 5 for IP-relative call.

The IP-relative branch instructions encoded within major opcode 4 use a 3-bit opcode extension field in bits 8:6 (btype) to distinguish the branch types as shown in Table 4-47.

Table 4-47. IP-Relative Branch Types
\begin{tabular}{|c|c|c|}
\hline \multirow{4}{*}{\begin{tabular}{c} 
Opcode \\
Bits 40:37
\end{tabular}} & \begin{tabular}{c} 
btype \\
Bits 8:6
\end{tabular} & \\
\hline \multirow{5}{*}{4} & 0 & br.cond B1 \\
\cline { 2 - 3 } & 1 & e \\
\cline { 2 - 4 } & 2 & br.wexit B1 \\
\cline { 2 - 3 } & 3 & br.wtop B1 \\
\cline { 2 - 3 } & 4 & e \\
\cline { 2 - 3 } & 5 & br.cloop B2 \\
\cline { 2 - 3 } & 6 & br.cexit B2 \\
\cline { 2 - 3 } & 7 & br.ctop B2 \\
\hline
\end{tabular}

The indirect branch, indirect return, and miscellaneous branch-unit instructions are encoded within major opcode 0 using a 6-bit opcode extension field in bits 32:27 ( \(\mathrm{x}_{6}\) ). Table 4-48 summarizes these assignments.

Table 4-48. Indirect/Miscellaneous Branch Opcode Extensions
\begin{tabular}{|c|c|c|c|c|c|}
\hline \multirow{3}{*}{Opcode Bits 40:37} & \multicolumn{5}{|c|}{\(\mathrm{x}_{6}\)} \\
\hline & \multirow[t]{2}{*}{\[
\begin{gathered}
\text { Bits } \\
30: 27
\end{gathered}
\]} & \multicolumn{4}{|c|}{Bits 32:31} \\
\hline & & 0 & 1 & 2 & 3 \\
\hline \multirow{16}{*}{0} & 0 & break.b B9 & epc B8 & Indirect Branch (Table 4-49) & e \\
\hline & 1 & & e & Indirect Return (Table 4-50) & e \\
\hline & 2 & cover B8 & e & e & e \\
\hline & 3 & e & e & e & e \\
\hline & 4 & clrrrb B8 & e & e & e \\
\hline & 5 & clrrrb.pr B8 & e & e & e \\
\hline & 6 & e & e & e & e \\
\hline & 7 & e & e & e & e \\
\hline & 8 & rfi B8 & vmsw. 0 B8 & e & e \\
\hline & 9 & & vmsw. 1 B8 & e & e \\
\hline & A & e & e & e & e \\
\hline & B & e & e & e & e \\
\hline & C & bsw. 0 B8 & e & e & e \\
\hline & D & bsw. 1 B8 & e & e & e \\
\hline & E & e & e & e & e \\
\hline & F & e & e & e & e \\
\hline
\end{tabular}

The indirect branch instructions encoded within major opcodes 0 use a 3-bit opcode extension field in bits 8:6 (btype) to distinguish the branch types as shown in Table 4-49.

Table 4-49. Indirect Branch Types
\begin{tabular}{|c|c|c|c|}
\hline \begin{tabular}{l}
Opcode \\
Bits 40:37
\end{tabular} & \[
\begin{gathered}
x_{6} \\
\text { Bits 32:27 }
\end{gathered}
\] & \begin{tabular}{l}
btype \\
Bits 8:6
\end{tabular} & \\
\hline \multirow{8}{*}{0} & \multirow{8}{*}{20} & 0 & br.cond B4 \\
\hline & & 1 & br.ia B4 \\
\hline & & 2 & e \\
\hline & & 3 & e \\
\hline & & 4 & e \\
\hline & & 5 & e \\
\hline & & 6 & e \\
\hline & & 7 & e \\
\hline
\end{tabular}

The indirect return branch instructions encoded within major opcodes 0 use a 3-bit opcode extension field in bits 8:6 (btype) to distinguish the branch types as shown in Table 4-50.

Table 4-50. Indirect Return Branch Types
\begin{tabular}{|c|c|c|c|}
\hline Opcode Bits 40:37 & \[
\begin{gathered}
x_{6} \\
\text { Bits 32:27 }
\end{gathered}
\] & \begin{tabular}{l}
btype \\
Bits 8:6
\end{tabular} & \\
\hline \multirow{8}{*}{0} & \multirow{8}{*}{21} & 0 & e \\
\hline & & 1 & e \\
\hline & & 2 & e \\
\hline & & 3 & e \\
\hline & & 4 & br.ret B4 \\
\hline & & 5 & e \\
\hline & & 6 & e \\
\hline & & 7 & e \\
\hline
\end{tabular}

All of the branch instructions have a 1-bit sequential prefetch opcode hint extension field, \(p\), in bit 12. Table 4-51 summarizes these assignments.

Table 4-51. Sequential Prefetch Hint Completer
\begin{tabular}{|c|c|}
\hline \begin{tabular}{c} 
p 12 \\
Bit 12
\end{tabular} & \(p h\) \\
\hline 0 & few \\
\hline 1 & .many \\
\hline
\end{tabular}

The IP-relative and indirect branch instructions all have a 2-bit branch prediction "whether" opcode hint extension field in bits 34:33 (wh) as shown in Table 4-52. Indirect call instructions have a 3-bit "whether" opcode hint extension field in bits 34:32 (wh) as shown in Table 4-53.

Table 4-52. Branch Whether Hint Completer
\begin{tabular}{|c|l|}
\hline \begin{tabular}{c} 
wh \\
Bits 34:33
\end{tabular} & bwh \\
\hline 0 & .sptk \\
\hline 1 & .spnt \\
\hline 2 & .dptk \\
\hline 3 & .dpnt \\
\hline
\end{tabular}

Table 4-53. Indirect Call Whether Hint Completer
\begin{tabular}{|c|c|}
\hline \begin{tabular}{c} 
wh \\
Bits \(34: 32\)
\end{tabular} & bwh \\
\hline 0 & \\
\hline 1 & .sptk \\
\hline 2 & .spnt \\
\hline 3 & \\
\hline 4 & .dptk \\
\hline 5 &.\(d p n t\) \\
\hline 6 & \\
\hline 7 & \\
\hline
\end{tabular}

The branch instructions also have a 1-bit branch cache deallocation opcode hint extension field in bit 35 (d) as shown in Table 4-54.

Table 4-54. Branch Cache Deallocation Hint Completer
\begin{tabular}{|c|c|}
\hline \begin{tabular}{c} 
d \\
Bit 35
\end{tabular} & \(d h\) \\
\hline 0 & none \\
\hline 1 & .clr \\
\hline
\end{tabular}

\subsection*{4.5.1.1 IP-Relative Branch}

B1

\begin{tabular}{|c|c|c|c|c|c|c|}
\hline \multirow{2}{*}{Instruction} & \multirow{2}{*}{Operands} & \multirow{2}{*}{Opcode} & \multicolumn{4}{|c|}{Extension} \\
\hline & & & btype & p & wh & d \\
\hline br.cond.bwh.ph.dh \({ }^{e}\) br.wexit.bwh.ph.dh \({ }^{\mathrm{et}}\) br.wtop.bwh.ph.dh \({ }^{\mathrm{et}}\) & target \(_{25}\) & 4 & \[
\begin{aligned}
& 0 \\
& 2 \\
& 3
\end{aligned}
\] & See Table 4-51 on page 3:351 & \begin{tabular}{l}
See \\
Table 4-52 on page 3:352
\end{tabular} & See Table 4-54 on page 3:352 \\
\hline
\end{tabular}

\subsection*{4.5.1.2 IP-Relative Counted Branch}

\begin{tabular}{|c|c|c|c|c|c|c|}
\hline \multirow{2}{*}{Instruction} & \multirow[b]{2}{*}{Operands} & \multirow[b]{2}{*}{Opcode} & \multicolumn{4}{|c|}{Extension} \\
\hline & & & btype & p & wh & d \\
\hline br.cloop.bwh.ph.dh \({ }^{\mathrm{et}}\) br.cexit.bwh.ph.dh \({ }^{\mathrm{et}}\) br.ctop.bwh.ph.dh \({ }^{\text {et }}\) & target \(_{25}\) & 4 & \[
\begin{aligned}
& 5 \\
& 6 \\
& 7
\end{aligned}
\] & \[
\begin{gathered}
\text { See } \\
\text { Table 4-51 on } \\
\text { page 3:351 }
\end{gathered}
\] & \begin{tabular}{l}
See \\
Table 4-52 on page 3:352
\end{tabular} & See
Table 4-54 on
page 3:352 \\
\hline
\end{tabular}

\subsection*{4.5.1.3 IP-Relative Call}

\begin{tabular}{|c|c|c|c|c|c|}
\hline \multirow{2}{*}{ Instruction } & \multirow{2}{*}{ Operands } & \multirow{2}{*}{ Opcode } & \multicolumn{3}{|c|}{ Extension } \\
\cline { 4 - 6 } & & \(\mathbf{p}\) & wh & d \\
\hline br.call.bwh.ph.dh & \\
& \(b_{1}=\) target \(_{25}\) & 5 & \begin{tabular}{c} 
See Table 4-51 \\
on page 3:351
\end{tabular} & \begin{tabular}{l} 
See Table 4-52 \\
on page 3:352
\end{tabular} & \begin{tabular}{c} 
See Table 4-54 \\
on page 3:352
\end{tabular} \\
\hline
\end{tabular}

\subsection*{4.5.1.4 Indirect Branch}

B4
\begin{tabular}{|c|c|c|c|c|c|}
40 & \multicolumn{5}{c}{3736353433} \\
0 & & \(d\) & wh & \(x_{6}\) \\
\hline 4 & 1 & 1 & 2 & 6
\end{tabular}
\begin{tabular}{|c|c|}
\hline 2726 \\
\hline
\end{tabular}
\begin{tabular}{|c|c|c|c|c|}
\hline 615 & \multicolumn{2}{|l|}{131211} & 86 & 5 \\
\hline \(\mathrm{b}_{2}\) & p & & btype & qp \\
\hline 3 & 1 & 3 & 3 & 6 \\
\hline
\end{tabular}
\begin{tabular}{|c|c|c|c|c|c|c|c|}
\hline \multirow{2}{*}{Instruction} & \multirow[b]{2}{*}{Operands} & \multirow[b]{2}{*}{Opcode} & \multicolumn{5}{|c|}{Extension} \\
\hline & & & \(\mathrm{X}_{6}\) & btype & p & wh & d \\
\hline \begin{tabular}{l}
br.cond.bwh.ph.dh \({ }^{\mathrm{e}}\) \\
br.ia.bwh.ph. \(d h^{\mathrm{e}}\) \\
br.ret.bwh.ph.dh \({ }^{\mathrm{e}}\)
\end{tabular} & \(b_{2}\) & 0 & 20
21 & \[
\begin{aligned}
& 0 \\
& 1 \\
& 4
\end{aligned}
\] & \begin{tabular}{l}
See \\
Table 4-51 \\
on page 3:351
\end{tabular} & \begin{tabular}{l}
See \\
Table 4-52 \\
on page 3:352
\end{tabular} & See Table 4-54 on page 3:352 \\
\hline
\end{tabular}

\subsection*{4.5.1.5 Indirect Call}

B5

\begin{tabular}{|c|l|c|c|c|c|}
\hline \multirow{2}{*}{ Instruction } & \multirow{2}{*}{ Operands } & \multirow{2}{*}{ Opcode } & \multicolumn{3}{|c|}{ Extension } \\
\cline { 4 - 6 } & & p & wh & d \\
\hline br.call.bwh.ph.dh & \\
& \(b_{1}=b_{2}\) & 1 & \begin{tabular}{c} 
See Table 4-51 \\
on page 3:351
\end{tabular} & \begin{tabular}{c} 
See Table 4-53 \\
on page 3:352
\end{tabular} & \begin{tabular}{l} 
See Table 4-54 \\
on page 3:352
\end{tabular} \\
\hline
\end{tabular}

\subsection*{4.5.2 Branch Predict/Nop/Hint}

The branch predict, nop, and hint instructions are encoded in major opcodes 2 (Indirect Predict/Nop/Hint) and 7 (IP-relative Predict). The indirect predict, nop, and hint instructions in major opcode 2 use a 6-bit opcode extension field in bits 32:27 ( \(\mathrm{x}_{6}\) ). Table 4-55 summarizes these assignments.

Table 4-55. Indirect Predict/Nop/Hint Opcode Extensions
\begin{tabular}{|c|c|c|c|c|c|}
\hline \multirow[t]{3}{*}{Opcode Bits 40:37} & \multicolumn{5}{|c|}{\(\mathrm{x}_{6}\)} \\
\hline & \multirow[t]{2}{*}{\[
\begin{gathered}
\text { Bits } \\
30: 27
\end{gathered}
\]} & \multicolumn{4}{|c|}{Bits 32:31} \\
\hline & & 0 & 1 & 2 & 3 \\
\hline \multirow{16}{*}{2} & 0 & nop.b B9 & brp B7 & & \\
\hline & 1 & hint.b B9 & brp.ret B7 & & \\
\hline & 2 & & & & \\
\hline & 3 & & & & \\
\hline & 4 & & & & \\
\hline & 5 & & & & \\
\hline & 6 & & & & \\
\hline & 7 & & & & \\
\hline & 8 & & & & \\
\hline & 9 & & & & \\
\hline & A & & & & \\
\hline & B & & & & \\
\hline & C & & & & \\
\hline & D & & & & \\
\hline & E & & & & \\
\hline & F & & & & \\
\hline
\end{tabular}

The branch predict instructions all have a 1-bit branch importance opcode hint extension field in bit 35 (ih). The mov to BR instruction (page 3:320) also has this hint in bit 23. Table 4-56 shows these assignments.

Table 4-56. Branch Importance Hint Completer
\begin{tabular}{|c|c|}
\hline \begin{tabular}{c} 
ih \\
Bit 23 or \\
Bit 35
\end{tabular} & ih \\
\hline 0 & none \\
\hline 1 & imp \\
\hline
\end{tabular}

The IP-relative branch predict instructions have a 2-bit branch prediction "whether" opcode hint extension field in bits 4:3 (wh) as shown in Table 4-57. Note that the combination of the .loop or .exit whether hint completer with the none importance hint completer is undefined.

Table 4-57. IP-Relative Predict Whether Hint Completer
\begin{tabular}{|c|c|}
\hline \begin{tabular}{c} 
wh \\
Bits 4:3
\end{tabular} & ipwh \\
\hline 0 & .sptk \\
\hline 1 & .loop \\
\hline 2 & .dptk \\
\hline 3 & .exit \\
\hline
\end{tabular}

The indirect branch predict instructions have a 2-bit branch prediction "whether" opcode hint extension field in bits 4:3 (wh) as shown in Table 4-58.

Table 4-58. Indirect Predict Whether Hint Completer
\begin{tabular}{|c|c|}
\hline \begin{tabular}{c} 
wh \\
Bits 4:3
\end{tabular} & indwh \\
\hline 0 & .sptk \\
\hline 1 & \\
\hline 2 & .dptk \\
\hline 3 & \\
\hline
\end{tabular}

\subsection*{4.5.2.1 IP-Relative Predict}

\begin{tabular}{|l|l|c|c|c|}
\hline \multicolumn{1}{|c|}{ Instruction } & \multicolumn{2}{|c|}{ Operands } & \multirow{2}{*}{ Opcode } & \multicolumn{2}{|c|}{ Extension } \\
\cline { 4 - 5 } & \multicolumn{1}{|c|}{ ih } & wh \\
\hline brp.ipwh.ih & target \(_{25}\), tag \(_{13}\) & 7 & \begin{tabular}{c} 
See Table 4-56 on \\
page 3:354
\end{tabular} & \begin{tabular}{c} 
See Table 4-57 on \\
page 3:354
\end{tabular} \\
\hline
\end{tabular}

\subsection*{4.5.2.2 Indirect Predict}

B7

\begin{tabular}{|l|l|c|c|c|c|}
\hline \multicolumn{1}{|c|}{ Instruction } & \multirow{2}{*}{ Operands } & \multirow{2}{*}{ Opcode } & \multicolumn{3}{|c|}{ Extension } \\
\cline { 4 - 5 } & & & \(\mathbf{x}_{6}\) & ih & wh \\
\hline brp.indwh.ih & \multirow{2}{*}{ b \(_{2}\), tag \(_{13}\)} & \multirow{2}{*}{2} & 10 & \begin{tabular}{c} 
See Table 4-56 on \\
page 3:354
\end{tabular} & \begin{tabular}{c} 
See Table 4-58 on \\
page 3:355
\end{tabular} \\
\hline \cline { 4 - 4 } & & & 11 & &
\end{tabular}

\subsection*{4.5.3 Miscellaneous B-Unit Instructions}

The miscellaneous branch-unit instructions include a number of instructions encoded within major opcode 0 using a 6-bit opcode extension field in bits 32:27 ( \(\mathrm{x}_{6}\) ) as described in Table 4-48 on page 3:350.

\subsection*{4.5.3.1 Miscellaneous (B-Unit)}

B8

\begin{tabular}{|c|c|c|}
\hline \multirow[b]{2}{*}{Instruction} & \multirow[b]{2}{*}{Opcode} & Extension \\
\hline & & \(\mathrm{x}_{6}\) \\
\hline cover \({ }^{1}\) & & 02 \\
\hline clirrb \({ }^{1}\) & & 04 \\
\hline clrrrb.pr \({ }^{\text {' }}\) & & 05 \\
\hline rfielp & 0 & 08 \\
\hline bsw. \(0^{1 \mathrm{p}}\) & & 0c \\
\hline bsw. \(1^{\text {1p }}\) & & OD \\
\hline epc & & 10 \\
\hline
\end{tabular}
\begin{tabular}{|c|c|c|}
\hline Instruction & \multirow{2}{*}{ Opcode } & Extension \\
\cline { 3 - 3 } & & \(\mathbf{x}_{6}\) \\
\hline vmsw.0 \\
vmsw. \(1^{\text {p }}\) & 0 & 18 \\
\hline
\end{tabular}

\subsection*{4.5.3.2 Break/Nop/Hint (B-Unit)}

B9

\begin{tabular}{|l|l|c|c|}
\hline \multicolumn{1}{|c|}{ Instruction } & \multicolumn{1}{|c|}{ Operands } & \multirow{2}{*}{ Opcode } & Extension \\
\cline { 3 - 4 } & & \(\mathbf{x}_{6}\) \\
\hline \begin{tabular}{l} 
break.b \\
nop.b \\
hint.b
\end{tabular} & imm \(_{21}\) & 0 & 00 \\
\cline { 3 - 4 } & & 2 & 01 \\
\hline
\end{tabular}

\subsection*{4.6 F-Unit Instruction Encodings}

The floating-point instructions are encoded in major opcodes 8 - E for floating-point and fixed-point arithmetic, opcode 4 for floating-point compare, opcode 5 for floating-point class, and opcodes 0 and 1 for miscellaneous floating-point instructions.

The miscellaneous and reciprocal approximation floating-point instructions are encoded within major opcodes 0 and 1 using a 1-bit opcode extension field (x) in bit 33 and either a second 1-bit extension field in bit \(36(q)\) or a 6 -bit opcode extension field ( \(x_{6}\) ) in bits 32:27. Table 4-59 shows the 1-bit x assignments, Table 4-62 shows the additional 1-bit q assignments for the reciprocal approximation instructions; Table 4-60 and Table 4-61 summarize the 6 -bit \(x_{6}\) assignments.

Table 4-59. Miscellaneous Floating-point 1-bit Opcode Extensions
\begin{tabular}{|c|c|c|}
\hline \begin{tabular}{c} 
Opcode \\
Bits 40:37
\end{tabular} & \begin{tabular}{c}
\(\mathbf{x}\) \\
Bit 33
\end{tabular} & \\
\hline \multirow{2}{*}{0} & 0 & 6-bit Ext (Table 4-60) \\
\cline { 2 - 2 } & 1 & Reciprocal Approximation (Table 4-62) \\
\hline \multirow{2}{*}{1} & 0 & 6-bit Ext (Table 4-61) \\
\cline { 2 - 3 } & 1 & Reciprocal Approximation (Table 4-62) \\
\hline
\end{tabular}

Table 4-60. Opcode 0 Miscellaneous Floating-point 6-bit Opcode Extensions
\begin{tabular}{|c|c|c|c|c|c|c|}
\hline \multirow[t]{3}{*}{Opcode Bits 40:37} & \multirow[t]{3}{*}{\[
\begin{gathered}
\mathbf{x} \\
\text { Bit } \\
33
\end{gathered}
\]} & \multicolumn{5}{|c|}{\(\mathrm{x}_{6}\)} \\
\hline & & \multirow[t]{2}{*}{\[
\begin{array}{|c}
\text { Bits } \\
30: 27
\end{array}
\]} & \multicolumn{4}{|c|}{Bits 32:31} \\
\hline & & & 0 & 1 & 2 & 3 \\
\hline \multirow{16}{*}{0} & \multirow{16}{*}{0} & 0 & break.f F15 & fmerge.s F9 & & \\
\hline & & 1 & \[
\begin{gathered}
\text { 1-bit Ext } \\
\text { (Table 4-68) }
\end{gathered}
\] & fmerge.ns F9 & & \\
\hline & & 2 & & fmerge.se F9 & & \\
\hline & & 3 & & & & \\
\hline & & 4 & fsetc F12 & fmin F8 & & fswap F9 \\
\hline & & 5 & fcliff F13 & fmax F8 & & fswap.nl F9 \\
\hline & & 6 & & famin F8 & & fswap.nr F9 \\
\hline & & 7 & & famax F8 & & \\
\hline & & 8 & fchkf F14 & fcvt.fx F10 & fpack F9 & \\
\hline & & 9 & & fcvt.fxu F10 & & fmix.lr F9 \\
\hline & & A & & fcvt.fx.trunc F10 & & fmix.r F9 \\
\hline & & B & & fcvt.fxu.trunc F10 & & fmix.l F9 \\
\hline & & C & & fcvt.xf F11 & fand F9 & fsxt.r F9 \\
\hline & & D & & & fandcm F9 & fsxt.I F9 \\
\hline & & E & & & for F9 & \\
\hline & & F & & & fxor F9 & \\
\hline
\end{tabular}

Table 4-61. Opcode 1 Miscellaneous Floating-point 6-bit Opcode Extensions
\begin{tabular}{|c|c|c|c|c|c|c|}
\hline \multirow[t]{3}{*}{Opcode Bits 40:37} & \multirow[t]{3}{*}{\[
\begin{gathered}
\mathbf{x} \\
\text { Bit } \\
33
\end{gathered}
\]} & \multicolumn{5}{|c|}{\(\mathrm{x}_{6}\)} \\
\hline & & \multirow[t]{2}{*}{\[
\begin{gathered}
\text { Bits } \\
30: 27
\end{gathered}
\]} & \multicolumn{4}{|c|}{Bits 32:31} \\
\hline & & & 0 & 1 & 2 & 3 \\
\hline \multirow{16}{*}{1} & \multirow{16}{*}{0} & 0 & & fpmerge.s F9 & & fpcmp.eq F8 \\
\hline & & 1 & & fpmerge.ns F9 & & fpemp.lt F8 \\
\hline & & 2 & & fpmerge.se F9 & & fpcmp.le F8 \\
\hline & & 3 & & & & fpcmp.unord F8 \\
\hline & & 4 & & fpmin F8 & & fpcmp.neq F8 \\
\hline & & 5 & & fpmax F8 & & fpcmp.nlt F8 \\
\hline & & 6 & & fpamin F8 & & fpcmp.nle F8 \\
\hline & & 7 & & fpamax F8 & & fpcmp.ord F8 \\
\hline & & 8 & & fpcut.fx F10 & & \\
\hline & & 9 & & fpevt.fxu F10 & & \\
\hline & & A & & fpevt.fx.trunc F10 & & \\
\hline & & B & & fpcvt.fxu.trunc F10 & & \\
\hline & & C & & & & \\
\hline & & D & & & & \\
\hline & & E & & & & \\
\hline & & F & & & & \\
\hline
\end{tabular}

Table 4-62. Reciprocal Approximation 1-bit Opcode Extensions
\begin{tabular}{|c|c|c|c|}
\hline \begin{tabular}{c} 
Opcode \\
Bits \(40: 37\)
\end{tabular} & \begin{tabular}{c}
\(\mathbf{x}\) \\
Bit 33
\end{tabular} & \begin{tabular}{c}
\(\mathbf{q}\) \\
Bit 36
\end{tabular} & \\
\hline \multirow{2}{*}{0} & \multirow{3}{*}{} & 0 & frcpa F6 \\
& \multirow{2}{*}{1} & 1 & frsqra F7 \\
& & 0 & fprcpa F6 \\
& & 1 & fprsqra F7 \\
\hline
\end{tabular}

Most floating-point instructions have a 2-bit opcode extension field in bits 35:34 (sf) which encodes the FPSR status field to be used. Table 4-63 summarizes these assignments.

Table 4-63. Floating-point Status Field Completer
\begin{tabular}{|c|c|}
\hline \begin{tabular}{c} 
sf \\
Bits \(35: 34\)
\end{tabular} & \(s f\) \\
\hline 0 &.\(s 0\) \\
\hline 1 &.\(s 1\) \\
\hline 2 &.\(s 2\) \\
\hline 3 &.\(s 3\) \\
\hline
\end{tabular}

\subsection*{4.6.1 Arithmetic}

The floating-point arithmetic instructions are encoded within major opcodes 8 - D using a 1-bit opcode extension field (x) in bit 36 and a 2-bit opcode extension field (sf) in bits \(35: 34\). The opcode and \(x\) assignments are shown in Table 4-64.

Table 4-64. Floating-point Arithmetic 1-bit Opcode Extensions
\begin{tabular}{|c|c|c|c|c|c|c|}
\hline \multirow{7}{*}{\begin{tabular}{c} 
x \\
Bit 36
\end{tabular}} & \multicolumn{6}{c|}{\begin{tabular}{c} 
Opcode \\
Bits 40:37
\end{tabular}} \\
\cline { 2 - 7 } & 8 & 9 & A & B & C & D \\
\hline 0 & fma F1 & fma.d F1 & fms F1 & fms.d F1 & fnma F1 & fnma.d F1 \\
\hline 1 & fma.s F1 & fpma F1 & fms.s F1 & fpms F1 & fnma.s F1 & fpnma F1 \\
\hline
\end{tabular}

The fixed-point arithmetic and parallel floating-point select instructions are encoded within major opcode \(E\) using a 1-bit opcode extension field ( \(x\) ) in bit 36. The fixed-point arithmetic instructions also have a 2-bit opcode extension field ( \(x_{2}\) ) in bits 35:34. These assignments are shown in Table 4-65.

Table 4-65. Fixed-point Multiply Add and Select Opcode Extensions
\begin{tabular}{|c|c|c|c|c|c|}
\hline \multirow[t]{2}{*}{Opcode Bits 40:37} & \multirow[t]{2}{*}{\[
\begin{gathered}
\mathbf{x} \\
\text { Bit } 36
\end{gathered}
\]} & \multicolumn{4}{|c|}{\[
\begin{gathered}
x_{2} \\
\text { Bits } 35: 34
\end{gathered}
\]} \\
\hline & & 0 & 1 & 2 & 3 \\
\hline \multirow{2}{*}{E} & 0 & \multicolumn{4}{|c|}{fselect F3} \\
\hline & 1 & xma.l F2 & & xma.hu F2 & xma.h F2 \\
\hline
\end{tabular}

\subsection*{4.6.1.1 Floating-point Multiply Add}

F

\begin{tabular}{|c|c|c|c|c|}
\hline \multirow{2}{*}{Instruction} & \multirow[b]{2}{*}{Operands} & \multirow[b]{2}{*}{Opcode} & \multicolumn{2}{|r|}{Extension} \\
\hline & & & x & sf \\
\hline fma.sf fma.s.sf & \multirow{6}{*}{\(f_{1}=f_{3}, f_{4}, f_{2}\)} & 8 & 0 & \multirow{6}{*}{See Table 4-63 on page 3:358} \\
\hline \begin{tabular}{l}
fma.d.sf \\
fpma.sf
\end{tabular} & & 9 & 0
1 & \\
\hline fms.sf fms.s.sf & & A & 0
1 & \\
\hline fms.d.sf fpms.sf & & B & 0 & \\
\hline fnma.sf fnma.s.sf & & C & 0
1 & \\
\hline fnma.d.sf fpnma.sf & & D & 0 & \\
\hline
\end{tabular}

\subsection*{4.6.1.2 Fixed-point Multiply Add}

F2

\begin{tabular}{|l|l|c|c|c|}
\hline \multicolumn{1}{|c|}{ Instruction } & \multicolumn{1}{|c|}{ Operands } & \multirow{2}{*}{ Opcode } & \multicolumn{2}{|c|}{ Extension } \\
\cline { 4 - 5 } & & & x & \(\mathrm{x}_{2}\) \\
\hline xma.I \\
xma.h \\
xma.hu & \(f_{1}=f_{3}, f_{4}, f_{2}\) & E & \multirow{2}{*}{} & 0 \\
\hline
\end{tabular}

\subsection*{4.6.2 Parallel Floating-point Select}

F3
\begin{tabular}{|c|c|c|c|c|c|c|c|c|c|}
\hline \multicolumn{4}{|c|}{3736353433} & 2726 & 2019 & 1312 & 6 & & 0 \\
\hline E & X & & \(\mathrm{f}_{4}\) & \(\mathrm{f}_{3}\) & \(\mathrm{f}_{2}\) & \(\mathrm{f}_{1}\) & & qp & \\
\hline 4 & & 2 & 7 & 7 & 7 & 7 & & 6 & \\
\hline
\end{tabular}
\begin{tabular}{|l|l|c|c|}
\hline \multirow{2}{*}{ Instruction } & \multirow{2}{*}{ Operands } & \multirow{2}{*}{ Opcode } & Extension \\
\cline { 4 - 4 } & & E & x \\
\hline fselect & \(f_{1}=f_{3}, f_{4}, f_{2}\) & 0 \\
\hline
\end{tabular}

\subsection*{4.6.3 Compare and Classify}

The predicate setting floating-point compare instructions are encoded within major opcode 4 using three 1-bit opcode extension fields in bits \(33\left(r_{a}\right), 36\left(r_{b}\right)\), and \(12\left(t_{a}\right)\), and a 2-bit opcode extension field (sf) in bits 35:34. The opcode, \(r_{a}, r_{b}\), and \(t_{a}\) assignments are shown in Table 4-66. The sf assignments are shown in Table 4-63 on page 3:358.

The parallel floating-point compare instructions are described on page 3:362.

Table 4-66. Floating-point Compare Opcode Extensions
\begin{tabular}{|c|c|c|c|c|}
\hline \begin{tabular}{c} 
Opcode \\
Bits \\
\(40: 37\)
\end{tabular} & \multirow{3}{|c|}{\begin{tabular}{c}
\(r_{a}\) \\
Bit 33
\end{tabular}} & \begin{tabular}{c}
\(r_{b}\) \\
Bit 36
\end{tabular} & \multicolumn{2}{|c|}{\begin{tabular}{c}
\(t_{a}\) \\
Bit 12
\end{tabular}} \\
\cline { 3 - 5 } & & 0 & fcmp.eq F4 & fcmp.eq.unc F4 \\
\hline \multirow{3}{*}{4} & \multirow{2}{*}{4} & 0 & fcmp.lt F4 & fcmp.lt.unc F4 \\
\cline { 3 - 5 } & & 1 & fcmp.le F4 & fcmp.le.unc F4 \\
\cline { 3 - 5 } & \multirow{2}{*}{1} & 0 & fcmp.unord F4 & fcmp.unord.unc F4 \\
\cline { 3 - 5 } & & 1 & & \\
\hline
\end{tabular}

The floating-point class instructions are encoded within major opcode 5 using a 1-bit opcode extension field in bit \(12\left(\mathrm{t}_{\mathrm{a}}\right)\) as shown in Table 4-67.

Table 4-67. Floating-point Class 1-bit Opcode Extensions
\begin{tabular}{|c|c|c|}
\hline \begin{tabular}{c} 
Opcode \\
Bits 40:37
\end{tabular} & \begin{tabular}{c}
\(t_{\mathrm{a}}\) \\
Bit 12
\end{tabular} & \\
\hline \multirow{2}{*}{5} & 0 & fclass.m F5 \\
\cline { 2 - 2 } & 1 & fclass.m.unc F5 \\
\hline
\end{tabular}

\subsection*{4.6.3.1 Floating-point Compare}

F4



\subsection*{4.6.3.2 Floating-point Class}

F5

\begin{tabular}{|l|l|c|c|}
\hline \multicolumn{1}{|c|}{ Instruction } & \multicolumn{1}{c|}{ Operands } & \multirow{2}{*}{ Opcode } & Extension \\
\cline { 4 - 4 } & \multicolumn{1}{|c|}{\begin{tabular}{c}
\(\mathrm{t}_{\mathrm{a}}\) \\
\hline fclass.m \\
fclass.m.unc
\end{tabular}} & \(p_{1}, p_{2}=f_{2}\), fclass \(_{9}\) & 5 \\
0 \\
\hline
\end{tabular}

\subsection*{4.6.4 Approximation}

\subsection*{4.6.4.1 Floating-point Reciprocal Approximation}

There are two Reciprocal Approximation instructions. The first, in major op 0, encodes the full register variant. The second, in major op 1, encodes the parallel variant.

F6
\begin{tabular}{|c|c|c|c|c|c|c|c|c|c|}
40 & \multicolumn{8}{c}{2019} & \(\mathrm{f}_{2}\) \\
\hline \(0-1\) & q & sf & x & \(\mathrm{p}_{2}\) & \(\mathrm{f}_{3}\) & \(\mathrm{f}_{2}\) & \(\mathrm{f}_{1}\) & qp \\
\hline 4 & 1 & 2 & 1 & 6 & 7 & 7 & 7 & 6 \\
\hline
\end{tabular}
\begin{tabular}{|l|l|c|c|c|c|}
\hline \multicolumn{1}{|c|}{ Instruction } & \multicolumn{2}{|c|}{ Operands } & \multirow{2}{*}{ Opcode } & \multicolumn{4}{|c|}{ Extension } \\
\cline { 4 - 6 } & & \(\mathbf{x}\) & \(\mathbf{q}\) & sf \\
\hline frcpa.sf \\
fprcpa.sf & \(f_{1}, p_{2}=f_{2}, f_{3}\) & 0 & 1 & 0 & \begin{tabular}{c} 
See Table 4-63 on \\
page 3:358
\end{tabular} \\
\hline
\end{tabular}

\subsection*{4.6.4.2 Floating-point Reciprocal Square Root Approximation}

There are two Reciprocal Square Root Approximation instructions. The first, in major op 0 , encodes the full register variant. The second, in major op 1, encodes the parallel variant.

\begin{tabular}{|l|l|c|c|c|c|}
\hline \multirow{2}{|c|}{ Instruction } & \multirow{2}{*}{ Operands } & \multirow{2}{*}{ Opcode } & \multicolumn{4}{c|}{ Extension } \\
\cline { 4 - 6 } & & & \(\mathbf{x}\) & \(\mathbf{q}\) & sf \\
\hline frsqrta.sf & \(f_{1}, p_{2}=f_{3}\) & 0 & 1 & 1 & \begin{tabular}{c} 
See Table 4-63 on \\
page 3:358
\end{tabular} \\
\hline
\end{tabular}

\subsection*{4.6.5 Minimum/Maximum and Parallel Compare}

There are two groups of Minimum/Maximum instructions. The first group, in major op 0 , encodes the full register variants. The second group, in major op 1, encodes the parallel variants. The parallel compare instructions are all encoded in major op 1.

F8

\begin{tabular}{|c|c|c|c|c|c|}
\hline \multirow{2}{*}{Instruction} & \multirow{2}{*}{Operands} & \multirow{2}{*}{Opcode} & \multicolumn{3}{|c|}{Extension} \\
\hline & & & x & \(\mathrm{x}_{6}\) & sf \\
\hline \begin{tabular}{l}
fmin.sf \\
fmax.sf \\
famin.sf \\
famax.sf
\end{tabular} & \multirow[b]{3}{*}{\(f_{1}=f_{2}, f_{3}\)} & 0 & \multirow{3}{*}{0} & \[
\begin{aligned}
& 14 \\
& 15 \\
& 16 \\
& 17
\end{aligned}
\] & \multirow[b]{3}{*}{See Table 4-63 on page 3:358} \\
\hline fpmin.sf fpmax.sf fpamin.sf fpamax.sf & & & & 14
15
16
17 & \\
\hline fpcmp.eq.sf fpcmp.lt.sf fpcmp.le.sf fpcmp.unord.sf fpcmp.neq.sf fpcmp.nlt.sf fpcmp.nle.sf fpcmp.ord.sf & & 1 & & 30
31
32
33
34
35
36
37 & \\
\hline
\end{tabular}

\subsection*{4.6.6 Merge and Logical}

F9
\begin{tabular}{|c|c|c|c|c|c|c|c|c|c|}
\hline 40 & 3736 & 3433 & \multicolumn{2}{|c|}{2726} & 2019 & 1312 & 6 & & 0 \\
\hline 0-1 & & X & \(\mathrm{X}_{6}\) & \(\mathrm{f}_{3}\) & \(\mathrm{f}_{2}\) & \(\mathrm{f}_{1}\) & & qp & \\
\hline 4 & & 1 & 6 & 7 & 7 & 7 & & 6 & \\
\hline
\end{tabular}
\begin{tabular}{|c|c|c|c|c|}
\hline \multirow{2}{*}{Instruction} & \multirow[b]{2}{*}{Operands} & \multirow[b]{2}{*}{Opcode} & \multicolumn{2}{|c|}{Extension} \\
\hline & & & x & \(\mathrm{x}_{6}\) \\
\hline fmerge.s & \multirow{19}{*}{\(f_{1}=f_{2}, f_{3}\)} & \multirow{16}{*}{0} & \multirow{19}{*}{0} & 10 \\
\hline fmerge.ns & & & & 11 \\
\hline fmerge.se & & & & 12 \\
\hline fmix.lr & & & & 39 \\
\hline fmix.r & & & & 3A \\
\hline fmix.l & & & & 3B \\
\hline fsxt.r & & & & 3 C \\
\hline fsxt.l & & & & 3D \\
\hline fpack & & & & 28 \\
\hline fswap & & & & 34 \\
\hline fswap.nl & & & & 35 \\
\hline fswap.nr & & & & 36 \\
\hline fand & & & & 2C \\
\hline fandcm & & & & 2D \\
\hline for & & & & 2E \\
\hline fxor & & & & 2F \\
\hline fpmerge.s & & & & 10 \\
\hline fpmerge.ns & & 1 & & 11 \\
\hline fpmerge.se & & & & 12 \\
\hline
\end{tabular}

\subsection*{4.6.7 Conversion}

\subsection*{4.6.7.1 Convert Floating-point to Fixed-point}

F10

\begin{tabular}{|c|c|c|c|c|c|}
\hline \multirow[b]{2}{*}{Instruction} & \multirow[b]{2}{*}{Operands} & \multirow[b]{2}{*}{Opcode} & \multicolumn{3}{|c|}{Extension} \\
\hline & & & x & \(\mathrm{x}_{6}\) & sf \\
\hline fcvt.fx.sf fcvt.fxu.sf fcvt.fx.trunc.sf fcvt.fxu.trunc.sf & \multirow[b]{2}{*}{\(f_{1}=f_{2}\)} & 0 & \multirow{2}{*}{0} & \[
\begin{aligned}
& 18 \\
& 19 \\
& 1 \mathrm{~A} \\
& 1 \mathrm{~B}
\end{aligned}
\] & \multirow{2}{*}{See Table 4-63 on page 3:358} \\
\hline \begin{tabular}{l}
fpcut.fx.sf \\
fpcvt.fxu.sf \\
fpcvt.fx.trunc.sf \\
fpcvt.fxu.trunc.sf
\end{tabular} & & 1 & & \[
\begin{aligned}
& 18 \\
& 19 \\
& 1 \mathrm{~A} \\
& 1 \mathrm{~B}
\end{aligned}
\] & \\
\hline
\end{tabular}
4.6.7.2 Convert Fixed-point to Floating-point

F11

\begin{tabular}{|l|l|c|c|c|}
\hline \multirow{2}{*}{ Instruction } & \multirow{2}{*}{ Operands } & \multirow{2}{*}{ Opcode } & \multicolumn{2}{|c|}{ Extension } \\
\cline { 4 - 5 } & \multicolumn{2}{|c|}{} & x & \(\mathrm{x}_{6}\) \\
\hline fcyt.xf & \(f_{1}=f_{2}\) & 0 & 0 & 1 C \\
\hline
\end{tabular}

\subsection*{4.6.8 Status Field Manipulation}

\subsection*{4.6.8.1 Floating-point Set Controls}

F12

\begin{tabular}{|l|c|c|c|c|c|}
\hline \multirow{2}{|c|}{ Instruction } & \multirow{2}{*}{ Operands } & \multirow{2}{*}{ Opcode } & \multicolumn{3}{|c|}{ Extension } \\
\cline { 4 - 6 } & & & \(\mathbf{x}\) & \(\mathbf{x}_{6}\) & sf \\
\hline fsetc.sf & amask \(_{7}\), omask \(_{7}\) & 0 & 0 & 04 & \begin{tabular}{c} 
See Table 4-63 on \\
page 3:358
\end{tabular} \\
\hline
\end{tabular}

\subsection*{4.6.8.2 Floating-point Clear Flags}

F13

\begin{tabular}{|l|c|c|c|c|}
\hline \multirow{2}{*}{ Instruction } & \multirow{2}{*}{ Opcode } & \multicolumn{3}{|c|}{ Extension } \\
\cline { 3 - 5 } & & \(\mathbf{x}\) & \(\mathbf{x}_{6}\) & \\
\hline fclrf.sf & 0 & 0 & 05 & See Table 4-63 on page 3:358 \\
\hline
\end{tabular}

\subsection*{4.6.8.3 Floating-point Check Flags}

F14

\begin{tabular}{|l|l|c|c|c|c|}
\hline \multicolumn{1}{|c|}{ Instruction } & \multicolumn{1}{|c|}{ Operands } & \multirow{2}{*}{ Opcode } & \multicolumn{4}{|c|}{ Extension } \\
\cline { 4 - 6 } & & \(\mathbf{x}\) & \(\mathbf{x}_{6}\) & \(\mathbf{s f}\) \\
\hline fchkf.sf & target \(_{25}\) & 0 & 0 & 08 & \begin{tabular}{c} 
See Table 4-63 on \\
page 3:358
\end{tabular} \\
\hline
\end{tabular}

\subsection*{4.6.9 Miscellaneous F-Unit Instructions}

\subsection*{4.6.9.1 Break (F-Unit)}

F15
\begin{tabular}{|c|c|c|c|c|c|c|c|c|}
\hline \multicolumn{4}{|c|}{373635343332} & 272625 & & 6 & & 0 \\
\hline 0 & i & x & \(\mathrm{x}_{6}\) & & imm 20 a & & qp & \\
\hline 4 & 1 & 1 & 6 & 1 & 20 & & 6 & \\
\hline
\end{tabular}
\begin{tabular}{|l|l|c|c|c|}
\hline \multirow{2}{*}{ Instruction } & \multirow{2}{*}{ Operands } & \multirow{2}{*}{ Opcode } & \multicolumn{2}{|c|}{ Extension } \\
\cline { 4 - 5 } & & & \(\mathbf{x}\) & \(\mathrm{x}_{6}\) \\
\hline break.f & \(\operatorname{imm}_{21}\) & 0 & 0 & 00 \\
\hline
\end{tabular}

\subsection*{4.6.9.2 Nop/Hint (F-Unit)}

F-unit nop and hint instructions are encoded within major opcode 0 using a 3-bit opcode extension field in bits 35:33 ( \(x_{3}\) ), a 6-bit opcode extension field in bits 32:27 \(\left(\mathrm{x}_{6}\right)\), and a 1-bit opcode extension field in bit 26 ( y ), as shown in Table 4-46.

Table 4-68. Misc F-Unit 1-bit Opcode Extensions
\begin{tabular}{|c|c|c|c|c|c|c|c|c|c|c|c|c|}
\hline & \multicolumn{2}{|l|}{Opcode Bits 40:37} & \multicolumn{2}{|l|}{\[
\begin{gathered}
\mathrm{x} \text { Bit:33 }
\end{gathered}
\]} & \multicolumn{2}{|l|}{\[
\begin{gathered}
\mathrm{x}_{6} \\
\text { Bits } 32: 27
\end{gathered}
\]} & \[
\begin{gathered}
\mathrm{y} \\
\text { Bit } 26
\end{gathered}
\] & \multicolumn{5}{|l|}{} \\
\hline \multicolumn{2}{|r|}{\multirow[b]{2}{*}{0}} & & \multirow[b]{2}{*}{0} & & \multicolumn{2}{|r|}{\multirow[b]{2}{*}{01}} & 0 & \multicolumn{5}{|c|}{nop.f} \\
\hline & & & & & & & 1 & & hint.f & & & \\
\hline \multicolumn{9}{|c|}{\(40 \quad 373635343332 \quad 272625\)} & \multicolumn{3}{|c|}{65} & 0 \\
\hline \multirow[t]{2}{*}{F16} & 0 & i & x & & \({ }_{6}\) & y & & \(\mathrm{imm}_{20 \mathrm{a}}\) & & & qp & \\
\hline & 4 & 1 & 21 & & & 1 & & 20 & & & 6 & \\
\hline
\end{tabular}
\begin{tabular}{|l|l|c|c|c|c|}
\hline \multicolumn{1}{|c|}{ Instruction } & \multirow{2}{*}{ Operands } & \multirow{2}{*}{ Opcode } & \multicolumn{3}{|c|}{ Extension } \\
\cline { 4 - 6 } & & & \(\mathbf{x}\) & \(\mathbf{x}_{6}\) & \(\mathbf{y}\) \\
\hline \begin{tabular}{l} 
nop.f \\
hint.f
\end{tabular} & imm \(_{21}\) & 0 & 0 & 01 & 0 \\
1
\end{tabular}

\subsection*{4.7 X-Unit Instruction Encodings}

The \(X\)-unit instructions occupy two instruction slots, \(L+X\). The major opcode, opcode extensions and hints, qp, and small immediate fields occupy the \(X\) instruction slot. For movl, break.x, and nop. \(x\), the imm im \(_{11}\) field occupies the \(L\) instruction slot. For brl, the \(\mathrm{imm}_{39}\) field and a 2-bit Ignored field occupy the \(L\) instruction slot.

\subsection*{4.7.1 Miscellaneous X-Unit Instructions}

The miscellaneous \(X\)-unit instructions are encoded in major opcode 0 using a 3-bit opcode extension field ( \(\mathrm{x}_{3}\) ) in bits 35:33 and a 6-bit opcode extension field ( \(\mathrm{x}_{6}\) ) in bits \(32: 27\). Table 4-69 shows the 3 -bit assignments and Table 4-70 summarizes the 6 -bit assignments. These instructions are executed by an I-unit.

Table 4-69. Misc X-Unit 3-bit Opcode Extensions
\begin{tabular}{|c|c|c|}
\hline \begin{tabular}{l}
Opcode \\
Bits 40:37
\end{tabular} & \[
\begin{gathered}
x_{3} \\
\text { Bits } 35: 33
\end{gathered}
\] & \\
\hline \multirow{8}{*}{0} & 0 & 6-bit Ext (Table 4-70) \\
\hline & 1 & \\
\hline & 2 & \\
\hline & 3 & \\
\hline & 4 & \\
\hline & 5 & \\
\hline & 6 & \\
\hline & 7 & \\
\hline
\end{tabular}

Table 4-70. Misc X-Unit 6-bit Opcode Extensions
\begin{tabular}{|c|c|c|c|c|c|c|}
\hline \multirow[t]{3}{*}{Opcode Bits 40:37} & \multirow[t]{3}{*}{\[
\begin{gathered}
x_{3} \\
\text { Bits } \\
35: 33
\end{gathered}
\]} & \multicolumn{5}{|c|}{\(\mathrm{X}_{6}\)} \\
\hline & & Bits & \multicolumn{4}{|c|}{Bits 32:31} \\
\hline & & 30:27 & 0 & 1 & 2 & 3 \\
\hline \multirow{16}{*}{0} & \multirow{16}{*}{0} & 0 & break.x X1 & & & \\
\hline & & 1 & 1-bit Ext (Table 4-73) & & & \\
\hline & & 2 & & & & \\
\hline & & 3 & & & & \\
\hline & & 4 & & & & \\
\hline & & 5 & & & & \\
\hline & & 6 & & & & \\
\hline & & 7 & & & & \\
\hline & & 8 & & & & \\
\hline & & 9 & & & & \\
\hline & & A & & & & \\
\hline & & B & & & & \\
\hline & & C & & & & \\
\hline & & D & & & & \\
\hline & & E & & & & \\
\hline & & F & & & & \\
\hline
\end{tabular}

\subsection*{4.7.1.1 Break (X-Unit)}

X1

\begin{tabular}{|l|c|c|c|c|}
\hline \multirow{2}{*}{ Instruction } & \multirow{2}{*}{ Operands } & \multirow{2}{*}{ Opcode } & \multicolumn{2}{|c|}{ Extension } \\
\cline { 3 - 5 } & \multicolumn{2}{|c|}{} & \(\mathrm{x}_{3}\) & \(\mathrm{x}_{6}\) \\
\hline break.x & \(i m m_{62}\) & 0 & 0 & 00 \\
\hline
\end{tabular}

\subsection*{4.7.2 Move Long Immediate 64}

The move long immediate instruction is encoded within major opcode 6 using a 1 -bit reserved opcode extension in bit \(20\left(\mathrm{v}_{\mathrm{c}}\right)\) as shown in Table 4-71. This instruction is executed by an I-unit.

Table 4-71. Move Long 1-bit Opcode Extensions
\begin{tabular}{|c|c|c|}
\hline \begin{tabular}{c} 
Opcode \\
Bits 40:37
\end{tabular} & \begin{tabular}{c}
\(\mathbf{v}_{\mathbf{c}}\) \\
Bit 20
\end{tabular} & \\
\hline \multirow{2}{*}{6} & 0 & movl X2 \\
\cline { 2 - 3 } & 1 & \\
\hline
\end{tabular}

\begin{tabular}{|c|c|c|c|}
\hline \multirow{2}{*}{ Instruction } & Operands & \multirow{2}{*}{ Opcode } & Extension \\
\cline { 3 - 4 } & & & \(\mathbf{v}_{\mathrm{c}}\) \\
\hline \(\mathrm{movl}^{\mathrm{i}}\) & \(r_{1}=i m m_{64}\) & 6 & 0 \\
\hline
\end{tabular}

\subsection*{4.7.3 Long Branches}

Long branches are executed by a B-unit. Opcode C is used for long branch and opcode D for long call.

The long branch instructions encoded within major opcode C use a 3-bit opcode extension field in bits 8:6 (btype) to distinguish the branch types as shown in Table 4-72.

Table 4-72. Long Branch Types
\begin{tabular}{|c|c|c|}
\hline \multirow{4}{*}{\begin{tabular}{c} 
Opcode \\
Bits 40:37
\end{tabular}} & \begin{tabular}{c} 
btype \\
Bits 8:6
\end{tabular} & \\
\hline \multirow{4}{*}{ C } & 0 & \\
\cline { 2 - 3 } & 1 & \\
\cline { 2 - 3 } & 2 & \\
\cline { 2 - 3 } & 3 & \\
\cline { 2 - 3 } & 4 & \\
\cline { 2 - 3 } & 5 & \\
\cline { 2 - 3 } & 6 & \\
\hline & 7 & \\
\hline
\end{tabular}

The long branch instructions have the same opcode hint fields in bit 12 (p), bits 34:33 (wh), and bit 35 (d) as normal IP-relative branches. These are shown in Table 4-51 on page \(3: 351\), Table \(4-52\) on page \(3: 352\), and Table \(4-54\) on page \(3: 352\).

\subsection*{4.7.3.1 Long Branch}

X3

\begin{tabular}{|c|c|c|c|c|c|c|}
\hline \multirow{2}{*}{ Instruction } & \multirow{2}{*}{ Operands } & \multirow{2}{*}{ Opcode } & \multicolumn{4}{|c|}{ Extension } \\
\cline { 4 - 7 } & & & btype & \(\mathbf{p}\) & wh & \(\mathbf{d}\) \\
\hline brl.cond.bwh.ph.dh & \\
\hline
\end{tabular}

\subsection*{4.7.3.2 Long Call}

X4
\begin{tabular}{|c|c|c|c|c|c|c|c|c|c|c|}
\hline \multicolumn{5}{|c|}{373635343332} & \multicolumn{2}{|l|}{131211} & 98 & 65 & 040 & 210 \\
\hline D & i & d & wh & imm 20 b & p & & \(\mathrm{b}_{1}\) & qp & imm39 & \\
\hline 4 & & 1 & 2 & 20 & 1 & 3 & 3 & 6 & 39 & 2 \\
\hline
\end{tabular}
\begin{tabular}{|c|c|c|c|c|c|}
\hline \multirow{2}{*}{Instruction} & \multirow[b]{2}{*}{Operands} & \multirow[b]{2}{*}{Opcode} & \multicolumn{3}{|c|}{Extension} \\
\hline & & & p & wh & d \\
\hline brl.call.bwh.ph.dh \({ }^{\text {e }}\) & \(b_{1}=\) target \(_{64}\) & D & See Table 4-51 on page 3:351 & See Table 4-52 on page 3:352 & See Table 4-54 on page 3:352 \\
\hline
\end{tabular}

\subsection*{4.7.4 Nop/Hint (X-Unit)}

X-unit nop and hint instructions are encoded within major opcode 0 using a 3-bit opcode extension field in bits 35:33 ( \(x_{3}\) ), a 6-bit opcode extension field in bits 32:27 \(\left(x_{6}\right)\), and a 1-bit opcode extension field in bit 26 ( \(y\) ), as shown in Table 4-73. These instructions are executed by an I-unit.

Table 4-73. Misc X-Unit 1-bit Opcode Extensions

\begin{tabular}{|l|l|c|c|c|c|}
\hline \multicolumn{1}{|c|}{ Instruction } & \multicolumn{1}{|c|}{ Operands } & \multirow{2}{*}{ Opcode } & \multicolumn{3}{|c|}{ Extension } \\
\cline { 4 - 6 } & \multicolumn{2}{|c|}{} & \(\mathrm{x}_{3}\) & \(\mathrm{x}_{6}\) & y \\
\hline \begin{tabular}{l} 
nop.x \\
hint.x
\end{tabular} & \(\mathrm{imm}_{62}\) & 0 & 0 & 01 & 0 \\
1 \\
\hline
\end{tabular}

\subsection*{4.8 Immediate Formation}

Table 4-74 shows, for each instruction format that has one or more immediates, how those immediates are formed. In each equation, the symbol to the left of the equals is the assembly language name for the immediate. The symbols to the right are the field names in the instruction encoding.

Table 4-74. Immediate Formation
\begin{tabular}{|c|c|}
\hline Instruction Format & Immediate Formation \\
\hline A2 & count \(_{2}=\mathrm{ct}_{2 \mathrm{~d}}+1\) \\
\hline A3 A8 I27 M30 & imm \(_{8}=\) sign_ext(s \(\ll 7 \mid \mathrm{imm}_{7 \mathrm{~b}}\), 8) \\
\hline A4 & imm \(_{14}=\) sign_ext(s \(\ll 13\left|\mathrm{imm}_{6 \mathrm{~d}} \ll 7\right| \mathrm{imm}_{7 \mathrm{~b}}\), 14) \\
\hline A5 & \(\mathrm{imm}_{22}=\) sign_ext(s \(\ll 21\left|\mathrm{imm}_{5 \mathrm{c}} \ll 16\right| \mathrm{imm}_{9 \mathrm{~d}} \ll 7 \mid \mathrm{imm}_{7 \mathrm{~b}}\), 22) \\
\hline A10 & count \(_{2}=\left(\mathrm{ct}_{2 \mathrm{~d}}>2\right) ?\) reservedQP \({ }^{\text {a }}: \mathrm{ct}_{2 d}+1\) \\
\hline 11 & count \(_{2}=\left(\mathrm{ct}_{2 \mathrm{~d}}==0\right) ? 0:\left(\mathrm{ct}_{2 \mathrm{~d}}==1\right) ? 7:\left(\mathrm{ct}_{2 \mathrm{~d}}==2\right) ? 15: 16\) \\
\hline
\end{tabular}

Table 4-74. Immediate Formation (Continued)
\begin{tabular}{|c|c|}
\hline Instruction Format & Immediate Formation \\
\hline 13 & \[
\begin{gathered}
\text { mbtype }_{4}=\left(\operatorname{mbt}_{4 \mathrm{c}}==0\right) ? \text { @ @rcst : }\left(\mathrm{mbt}_{4 \mathrm{c}}==8\right) ? \text { @mix : }\left(\operatorname{mbt}_{4 \mathrm{c}}==9\right) ? \text { @shuf : }\left(\mathrm{mbt}_{4 \mathrm{c}}==\right. \\
0 \times \mathrm{A}) ? @ \text { @alt : }\left(\operatorname{mbt}_{4 \mathrm{c}}==0 \mathrm{xB}\right) ? \text { ? @rev : reservedQPa}
\end{gathered}
\] \\
\hline 14 & mhtype \(_{8}=\mathrm{mht}_{8 \mathrm{c}}\) \\
\hline 16 & count \(_{5}=\) count \(_{5}\) \\
\hline 18 & count \(_{5}=31-\) ccount \(_{5 c}\) \\
\hline 110 & count \(_{6}=\) count \(_{6 d}\) \\
\hline 111 & \[
\begin{gathered}
\operatorname{len}_{6}=\operatorname{len}_{6 d}+1 \\
\operatorname{pos}_{6}=\operatorname{pos}_{6 b}
\end{gathered}
\] \\
\hline 112 & \[
\begin{gathered}
\operatorname{len}_{6}=\operatorname{len}_{6 d}+1 \\
\operatorname{pos}_{6}=63-\operatorname{cpos}_{6 c}
\end{gathered}
\] \\
\hline 113 & \[
\begin{gathered}
\operatorname{len}_{6}=\operatorname{len}_{6 \mathrm{~d}}+1 \\
\operatorname{pos}_{6}=63-\operatorname{cpos}_{6 \mathrm{c}} \\
\text { imm } \left._{8}=\text { sign_ext }^{2} \ll 7 \mid \text { imm }_{7 \mathrm{~b}}, 8\right)
\end{gathered}
\] \\
\hline 114 & \[
\begin{gathered}
\operatorname{len}_{6}=\operatorname{len}_{6 \mathrm{~d}}+1 \\
\operatorname{pos}_{6}=63-\operatorname{cpos}_{6 \mathrm{~b}} \\
\text { imm } \left._{1}=\text { sign_ext(s, } 1\right)
\end{gathered}
\] \\
\hline 115 & \[
\begin{gathered}
\operatorname{len}_{4}=\operatorname{len}_{4 d}+1 \\
\operatorname{pos}_{6}=63-\operatorname{cpos}_{6 d}
\end{gathered}
\] \\
\hline 116 & \(\mathrm{pos}_{6}=\mathrm{pos}_{6 \mathrm{~b}}\) \\
\hline I18 I19 M37 M48 & \(\mathrm{imm}_{21}=\mathrm{i}\) <<20| \(\mathrm{imm}_{20 \mathrm{a}}\) \\
\hline 121 & \(\operatorname{tag}_{13}=\) IP + (sign_ext(timm \(\left.{ }_{9 \mathrm{c}}, 9\right) \ll 4\) ) \\
\hline 123 & mask \(_{17}=\) sign_ext(s << \(16 \mid\) mask \(_{8 \mathrm{c}} \ll 8 \mid\) mask \(\left._{7 \mathrm{a}} \ll 1,17\right)\) \\
\hline 124 & \(\mathrm{imm}_{44}=\) sign_ext(s \(\ll 43 \mid \mathrm{imm}_{27 \mathrm{a}} \ll 16,44\) ) \\
\hline 130 & \(\mathrm{imm}_{5}=\mathrm{imm}_{5 \mathrm{~b}}+32\) \\
\hline M3 M8 M22 & imm \(_{9}=\) sign_ext(s \(\ll 8 \mid \mathrm{i}\) << \(7 \mid \mathrm{imm}_{7 \mathrm{~b}}\), 9) \\
\hline M5 M10 & imm \(_{9}=\) sign_ext(s \(\ll 8|\mathrm{i} \ll 7| \mathrm{imm}_{7 \mathrm{a}}, 9\) 9) \\
\hline M17 & inc \(_{3}=\) sign_ext(( \((\mathrm{s})\) ? - \(\left.1: 1\right)^{*}\left(\left(\mathrm{i}_{2 \mathrm{~b}}==3\right)\right.\) ? \(1: 1 \ll\left(4-\mathrm{i}_{2 \mathrm{~b}}\right)\) ), 6) \\
\hline 120 M 20 M 21 & target \(_{25}=\mathrm{IP}+\left(\right.\) sign_ext(s \(\ll 20 \mid\) imm \(\left.\left._{13 \mathrm{c}} \ll 7 \mid \mathrm{imm}_{7 \mathrm{a}}, 21\right) \ll 4\right)\) \\
\hline M22 M23 & target \(_{25}=1 \mathrm{P}+\left(\right.\) sign_ext(s \(\ll 20 \mid \mathrm{imm}_{20 \mathrm{~b}}, 21\) ) \(\ll 4\) ) \\
\hline M34 & \[
\begin{gathered}
\text { il }=\text { sol } \\
o=\text { sof }- \text { sol } \\
r=\text { sor } \ll 3
\end{gathered}
\] \\
\hline M39 M40 & imm \(_{2}=\mathrm{i}_{2 \mathrm{~b}}\) \\
\hline M44 & \(\mathrm{imm}_{24}=\mathrm{i} \ll 23\left|\mathrm{i}_{2 \mathrm{~d}} \ll 21\right| \mathrm{imm}_{21 \mathrm{a}}\) \\
\hline B1 B2 B3 & target \(_{25}=1 \mathrm{P}+\) (sign_ext(s \(\ll 20 \mid \mathrm{imm}_{20 \mathrm{~b}}, 21\) ) <<4) \\
\hline B6 & \[
\begin{gathered}
\left.\operatorname{target}_{25}=\mathrm{IP}+\left(\text { sign_ext(s } \ll 20 \mid \operatorname{imm}_{20 \mathrm{~b}}, 21\right) \ll 4\right) \\
\operatorname{tag}_{13}=\mathrm{IP}+\left(\text { sign_ext }\left(\mathrm{t}_{2 \mathrm{e}} \ll 7 \mid \text { timm }_{7 \mathrm{a}}, 9\right) \ll 4\right)
\end{gathered}
\] \\
\hline B7 & \(\operatorname{tag}_{13}=\mathrm{IP}+\left(\right.\) sign_ext \(\left(\mathrm{t}_{2 \mathrm{e}} \ll 7 \mid\right.\) timm \(\left.\left._{7 \mathrm{a}}, 9\right) \ll 4\right)\) \\
\hline B9 & \(\mathrm{imm}_{21}=\mathrm{i} \ll 20 \mid \mathrm{imm}_{20 \mathrm{a}}\) \\
\hline F5 & fclass \(_{9}=\) fclass \(_{7 c} \ll 2 \mid \mathrm{fc}_{2}\) \\
\hline F12 & \begin{tabular}{l}
amask \(_{7}=\) amask \(_{7 \mathrm{~b}}\) \\
omask \(_{7}=\) omask \(_{7 c}\)
\end{tabular} \\
\hline F14 & target \(_{25}=1 \mathrm{P}+\left(\right.\) sign_ext(s \(\ll 20 \mid\) imm \(_{20 \mathrm{a}}, 21\) ) \(\ll 4\) ) \\
\hline F15 F16 & \(\mathrm{imm}_{21}=\mathrm{i} \ll 20 \mid \mathrm{imm}_{20 \mathrm{a}}\) \\
\hline X1 X5 & \(\mathrm{imm}_{62}=\mathrm{imm}_{41} \ll 21 \mid \mathrm{i}\) <<20| \(\mathrm{imm}_{20 a}\) \\
\hline X2 & \(\mathrm{imm}_{64}=\mathrm{i} \ll 63\left|\mathrm{imm}_{41} \ll 22\right| \mathrm{i}_{\mathrm{c}} \ll 21\left|\mathrm{imm}_{5 \mathrm{c}} \ll 16\right| \mathrm{imm}_{9 \mathrm{~d}} \ll 7 \mid \mathrm{imm}_{7 \mathrm{~b}}\) \\
\hline X3 X4 & target \(_{64}=\mathrm{IP}+\left(\left(\mathrm{i} \ll 59\left|\mathrm{imm}_{39} \ll 20\right| \mathrm{imm}_{20 \mathrm{~b}}\right) \ll 4\right)\) \\
\hline
\end{tabular}
a. This encoding causes an Illegal Operation fault if the value of the qualifying predicate is 1.

\title{
Resource and Dependency Semantics
}

\subsection*{5.1 Reading and Writing Resources}

An Itanium instruction is said to be a reader of a resource if the instruction's qualifying predicate is 1 or it has no qualifying predicate or is one of the instructions that reads a resource even when its qualifying predicate is 0 , and the execution of the instruction depends on that resource.

An Itanium instruction is said to be an writer of a resource if the instruction's qualifying predicate is 1 or it has no qualifying predicate or writes the resource even when the qualifying predicate is 0 , and the execution of the instruction writes that resource.

An Itanium instruction is said to be a reader or writer of a resource even if it only sometimes depends on that resource and it cannot be determined statically whether the resource will be read or written. For example, cover only writes CR[IFS] when PSR.ic is 0, but for purposes of dependency, it is treated as if it always writes the resource since this condition cannot be determined statically. On the other hand, rsm conditionally writes several bits in the PSR depending on a mask which is encoded as an immediate in the instruction. Since the PSR bits to be written can be determined by examining the encoded instruction, the instruction is treated as only writing those bits which have a corresponding mask bit set. All exceptions to these general rules are described in this appendix.

\subsection*{5.2 Dependencies and Serialization}

A RAW (Read-After-Write) dependency is a sequence of two events where the first is a writer of a resource and the second is a reader of the same resource. Events may be instructions, interruptions, or other 'uses' of the resource such as instruction stream fetches and VHPT walks. Table 5-2 covers only dependencies based on instruction readers and writers.

A WAW (Write-After-Write) dependency is a sequence of two events where both events write the resource in question. Events may be instructions, interruptions, or other 'updates' of the resource. Table 5-3 covers only dependencies based on instruction writers.

A WAR (Write-After-Read) dependency is a sequence of two instructions, where the first is a reader of a resource and the second is a writer of the same resource. Such dependencies are always allowed except as indicated in Table 5-4 and only those related to instruction readers and writers are included.

A RAR (Read-After-Read) dependency is a sequence of two instructions where both are readers of the same resource. Such dependencies are always allowed.

RAW and WAW dependencies are generally not allowed without some type of serialization event (an implied, data, or instruction serialization after the first writing instruction. (See Section 3.2, "Serialization" on page 2:17 for details on serialization.) The tables and associated rules in this appendix provide a comprehensive list of readers and writers of resources and describe the serialization required for the dependency to be observed and possible outcomes if the required serialization is not met. Even when targeting code for machines which do not check for particular disallowed dependencies, such code sequences are considered architecturally undefined and may cause code to behave differently across processors, operating systems, or even separate executions of the code sequence during the same program run. In some cases, different serializations may yield different, but well-defined results.

The serialization of application level (non-privileged) resources is always implied. This means that if a writer of that resource and a subsequent read of that same resource are in different instruction groups, then the reader will see the value written. In addition, for dependencies on PRs and BRs, where the writer is a non-branch instruction and the reader is a branch instruction, the writer and reader may be in the same instruction group.

System resources generally require explicit serialization, i.e., the use of a srlz.i or srlz.d instruction, between the writing and the reading of that resource. Note that RAW accesses to CRs are not exceptional - they require explicit data or instruction serialization. However, in some cases (other than CRs) where pairs of instructions explicitly encode the same resource, serialization is implied.

There are cases where it is architecturally allowed to omit a serialization, and that the response from the CPU must be atomic (act as if either the old or the new state were fully in place). The tables in this appendix indicate dependency requirements under the assumption that the desired result is for the dependency to always be observed. In some such cases, the programmer may not care if the old or new state is used; such situations are allowed, but the value seen is not deterministic.

On the other hand, if an impliedF dependency is violated, then the program is incorrectly coded and the processor's behavior is undefined.

\subsection*{5.3 Resource and Dependency Table Format Notes}
- The "Writers" and "Readers" columns of the dependency tables contain instruction class names and instruction mnemonic prefixes as given in the format section of each instruction page. To avoid ambiguity, instruction classes are shown in bold, while instruction mnemonic prefixes are in regular font. For instruction mnemonic prefixes, all instructions that exactly match the name specified or those that begin with the specified text and are followed by a '.' and then followed by any other text will match.
- The dependency on a listed instruction is in effect no matter what values are encoded in the instruction or what dynamic values occur in operands, unless a superscript is present or one of the special case instruction rules in Section 5.3.1 applies. Instructions listed are still subject to rules regarding qualifying predicates.
- Instruction classes are groups of related instructions. Such names appear in boldface for clarity. The list of all instruction classes is contained in Table 5-5. Note that an instruction may appear in multiple instruction classes, instruction classes
may expand to contain other classes, and that when fully expanded, a set of classes (e.g., the readers of some resource) may contain the same instruction multiple times.
- The syntax ' \(\mathbf{x} \backslash \mathbf{y}^{\prime}\) where \(\mathbf{x}\) and \(\mathbf{y}\) are both instruction classes, indicates an unnamed instruction class that includes all instructions in instruction class \(\mathbf{x}\) but that are not in instruction class \(\mathbf{y}\). Similarly, the notation ' \(\mathbf{x} \backslash \mathbf{y} \backslash \mathbf{z}^{\prime}\) means all instructions in instruction class \(\mathbf{x}\), but that are not in either instruction class \(\mathbf{y}\) or instruction class z.
- Resources on separate rows of a table are independent resources. This means that there are no serialization requirements for an event which references one of them followed by an event which uses a different resource. In cases where resources are broken into subrows, dependencies only apply between instructions within a subrow. Instructions that do not appear in a subrow together have no dependencies (reader/writer or writer/writer dependencies) for the resource in question, although they may still have dependencies on some other resource.
- The dependencies listed for pairs of instructions on each resource are not unique the same pair of instructions might also have a dependency on some other resource with a different semantics of dependency. In cases where there are multiple resource dependencies for the same pair of instructions, the most stringent semantics are assumed: instr overrides data which overrides impliedF which overrides implied which overrides none.
- Arrays of numbered resources are represented in a single row of a table using the \% notation as a substitute for the number of the resource. In such cases, the semantics of the table are as if each numbered resource had its own row in that table and is thus an independent resource. The range of values that the \% can take are given in the "Resource Name" column.
- An asterisk '*' in the "Resource Name" column indicates that this resource may not have a physical resource associated with it, but is added to enforce special dependencies.
- A pound sign '\#' in the "Resource Name" column indicates that this resource is an array of resources that are indexed by a value in a GR. The number of individual elements in the array is described in the detailed description of each resource.
- The "Semantics of Dependency" column describes the outcome given various serialization and instruction group boundary conditions. The exact definition for each keyword is given in Table 5-1.

Table 5-1. Semantics of Dependency Codes
\begin{tabular}{|l|l|l|}
\hline \begin{tabular}{c} 
Semantics of \\
Dependency Code
\end{tabular} & \multicolumn{1}{|c|}{ Serialization Type Required } & \multicolumn{1}{c|}{ Effects of Serialization Violation } \\
\hline instr & \begin{tabular}{l} 
Instruction Serialization (See "Instruction \\
Serialization" on page 2:18).
\end{tabular} & \begin{tabular}{l} 
Atomic: Any attempt to read a resource after one or \\
more insufficiently serialized writes is either the \\
value previously in the register (before any of the \\
unserialized writes) or the value of one of any \\
unserialized writes. Which value is returned is \\
unpredictable and multiple insufficiently serialized \\
reads may see different results. No fault will be \\
caused by the insufficient serialization.
\end{tabular} \\
\hline data & \begin{tabular}{l} 
Data Serialization (See "Data Serialization" on \\
page 2:18)
\end{tabular} & \begin{tabular}{l} 
Instruction Group Break. Writer and reader must be in \\
separate instruction groups. (See "Instruction \\
Sequencing Considerations" on page 1:39).
\end{tabular} \\
\hline implied &
\end{tabular}

Table 5-1. Semantics of Dependency Codes (Continued)
\begin{tabular}{|l|l|l|}
\hline \begin{tabular}{c} 
Semantics of \\
Dependency Code
\end{tabular} & \multicolumn{1}{c|}{ Serialization Type Required } & \multicolumn{1}{c|}{ Effects of Serialization Violation } \\
\hline impliedF & Instruction Group Break (same as above). & \begin{tabular}{l} 
An undefined value is returned, or an Illegal \\
Operation fault may be taken. If no fault is taken, \\
the value returned is unpredictable, and may be \\
unrelated to past writes, but will not be data which \\
could not be accessed by the current process (e.g., \\
if PSR.cpl != 0, the undefined value to return \\
cannot be read from some control register).
\end{tabular} \\
\hline stop & Stop. Writer and reader must be separated by a stop. \\
\hline none & None & N/A \\
\hline specific & Implementation Specific & \begin{tabular}{l} 
Described elsewhere in book, see referenced \\
section in the entry.
\end{tabular} \\
\hline SC & Special Case & \\
\hline
\end{tabular}

\subsection*{5.3.1 Special Case Instruction Rules}

The following rules apply to the specified instructions when they appear in Table 5-2, Table 5-3, Table 5-4, or Table 5-5:
- An instruction always reads a given resource if its qualifying predicate is 1 and it appears in the "Reader" column of the table (except as noted). An instruction always writes a given resource if its qualifying predicate is 1 and it appears in the "Writer" column of the table (except as noted). An instruction never reads or writes the specified resource if its qualifying predicate is 0 (except as noted). These rules include branches and their qualifying predicate. Instructions in the
unpredicatable-instructions class have no qualifying predicate and thus always read or write their resources (except as noted).
- An instruction of type mov-from-PR reads all PRs if its PR[qp] is true. If the \(P R[q p]\) is false, then only the \(P R[q p]\) is read.
- An instruction of type mov-to-PR writes only those PRs as indicated by the immediate mask encoded in the instruction.
- A st8. spill only writes \(\operatorname{AR}[\) UNAT] \(\{X\}\) where \(X\) equals the value in bits 8:3 of the store's data address. A ld8.fill instruction only reads AR[UNAT]\{Y\} where \(Y\) equals the value in bits 8:3 of the load's data address.
- Instructions of type mod-sched-brs always read AR[EC] and the rotating register base registers in CFM, and always write AR[EC], the rotating register bases in CFM, and PR[63] even if they do not change their values or if their PR[qp] is false.
- Instructions of type mod-sched-brs-counted always read and write AR[LC], even if they do not change its value.
- For instructions of type pr-or-writers or pr-and-writers, if their completer is or. andcm, then only the first target predicate is an or-compare and the second target predicate is an and-compare. Similarly, if their completer is and.orcm, then only the second target predicate is an or-compare and the first target predicate is an and-compare.
- rum and sum only read PSR.sp when the bit corresponding to PSR.up (bit 2 ) is set in the immediate field of the instruction.

\subsection*{5.3.2 RAW Dependency Table}

Table 5-2 architecturally defines the following information:
- A list of all architecturally-defined, independently-writable resources in the Itanium architecture. Each row represents an 'atomic' resource. Thus, for each row in the table, hardware will probably require a separate write-enable control signal.
- For each resource, a complete list of readers and writers.
- For each instruction, a complete list of all resources read and written. Such a list can be obtained by taking the union of all the rows in which each instruction appears.

Table 5-2. RAW Dependencies Organized by Resource
\begin{tabular}{|c|c|c|c|}
\hline Resource Name & Writers & Readers & Semantics of Dependency \\
\hline ALAT & chk.a.clr, mem-readers-alat, mem-writers, invala-all & mem-readers-alat, mem-writers, chk-a, invala.e & none \\
\hline AR[BSP] & br.call, brl.call, br.ret, cover, mov-to-AR-BSPSTORE, rfi & br.call, brl.call, br.ia, br.ret, cover, flushrs, loadrs, mov-from-AR-BSP, rfi & impliedF \\
\hline AR[BSPSTORE] & alloc, loadrs, flushrs, mov-to-AR-BSPSTORE & alloc, br.ia, flushrs, mov-from-AR-BSPSTORE & impliedF \\
\hline AR[CCV] & mov-to-AR-CCV & br.ia, cmpxchg, mov-from-AR-CCV & impliedF \\
\hline AR[CFLG] & mov-to-AR-CFLG & br.ia, mov-from-AR-CFLG & impliedF \\
\hline AR[CSD] & Id16, mov-to-AR-CSD & br.ia, cmp8xchg16, mov-from-AR-CSD, st16 & impliedF \\
\hline AR[EC] & mod-sched-brs, br.ret, mov-to-AR-EC & br.call, brl.call, br.ia, mod-sched-brs, mov-from-AR-EC & impliedF \\
\hline AR[EFLAG] & mov-to-AR-EFLAG & br.ia, mov-from-AR-EFLAG & impliedF \\
\hline AR[FCR] & mov-to-AR-FCR & br.ia, mov-from-AR-FCR & impliedF \\
\hline AR[FDR] & mov-to-AR-FDR & br.ia, mov-from-AR-FDR & impliedF \\
\hline AR[FIR] & mov-to-AR-FIR & br.ia, mov-from-AR-FIR & impliedF \\
\hline AR[FPSR].sf0.controls & mov-to-AR-FPSR, fsetc.s0 & br.ia, fp-arith-s0, fcmp-s0, fpemp-s0, fsetc, mov-from-AR-FPSR & impliedF \\
\hline AR[FPSR].sf1.controls & mov-to-AR-FPSR, fsetc.s1 & br.ia, fp-arith-s1, fcmp-s1, fpcmp-s1, mov-from-AR-FPSR & \\
\hline AR[FPSR].sf2.controls & mov-to-AR-FPSR, fsetc.s2 & br.ia, fp-arith-s2, fcmp-s2, fpemp-s2, mov-from-AR-FPSR & \\
\hline AR[FPSR].sf3.controls & mov-to-AR-FPSR, fsetc.s3 & br.ia, fp-arith-s3, fcmp-s3, fpcmp-s3, mov-from-AR-FPSR & \\
\hline AR[FPSR].sf0.flags & fp-arith-s0, fclrf.s0, fcmp-s0, fpemp-s0, mov-to-AR-FPSR & br.ia, fchkf, mov-from-AR-FPSR & impliedF \\
\hline AR[FPSR].sf1.flags & fp-arith-s1, fclrf.s1, fcmp-s1, fpemp-s1, mov-to-AR-FPSR & br.ia, fchkf.s1, mov-from-AR-FPSR & \\
\hline AR[FPSR].sf2.flags & fp-arith-s2, fclrf.s2, fcmp-s2, fpemp-s2, mov-to-AR-FPSR & br.ia, fchkf.s2, mov-from-AR-FPSR & \\
\hline AR[FPSR].sf3.flags & fp-arith-s3, fclrf.s3, fcmp-s3, fpemp-s3, mov-to-AR-FPSR & br.ia, fchkf.s3, mov-from-AR-FPSR & \\
\hline AR[FPSR].traps & mov-to-AR-FPSR & br.ia, fp-arith, fchkf, fcmp, fpcmp, mov-from-AR-FPSR & impliedF \\
\hline AR[FPSR].rv & mov-to-AR-FPSR & br.ia, fp-arith, fchkf, fcmp, fpcmp, mov-from-AR-FPSR & impliedF \\
\hline AR[FSR] & mov-to-AR-FSR & br.ia, mov-from-AR-FSR & impliedF \\
\hline
\end{tabular}

Table 5-2. RAW Dependencies Organized by Resource (Continued)
\begin{tabular}{|c|c|c|c|}
\hline Resource Name & Writers & Readers & Semantics of Dependency \\
\hline AR[ITC] & mov-to-AR-ITC & bria, mov-from-AR-ITC & impliedF \\
\hline \begin{tabular}{l}
AR[K\%], \\
\% in 0-7
\end{tabular} & mov-to-AR-K \({ }^{1}\) & br.ia, mov-from-AR-K \({ }^{1}\) & impliedF \\
\hline AR[LC] & mod-sched-brs-counted, mov-to-AR-LC & br.ia, mod-sched-brs-counted, mov-from-AR-LC & impliedF \\
\hline \multirow[t]{3}{*}{AR[PFS]} & br.call, brl.call & alloc, br.ia, br.ret, epc, mov-from-AR-PFS & impliedF \\
\hline & \multirow[t]{2}{*}{mov-to-AR-PFS} & alloc, bria, epc, mov-from-AR-PFS & impliedF \\
\hline & & br.ret & none \\
\hline AR[RNAT] & alloc, flushrs, loadrs, mov-to-AR-RNAT, mov-to-AR-BSPSTORE & alloc, br.ia, flushrs, loadrs, mov-from-AR-RNAT & impliedF \\
\hline AR[RSC] & mov-to-AR-RSC & alloc, br.ia, flushrs, loadrs, mov-from-AR-RSC, mov-from-AR-BSPSTORE, mov-to-AR-RNAT, mov-from-AR-RNAT, mov-to-AR-BSPSTORE & impliedF \\
\hline AR[RUC] & mov-to-AR-RUC & br.ia, mov-from-AR-RUC & impliedF \\
\hline AR[SSD] & mov-to-AR-SSD & br.ia, mov-from-AR-SSD & impliedF \\
\hline AR[UNAT]\{\%\}, \% in 0-63 & mov-to-AR-UNAT, st8.spill & br.ia, Id8.fill, mov-from-AR-UNAT & impliedF \\
\hline AR\%,
\[
\begin{aligned}
& \% \text { in } 8-15,20,22-23,31, \\
& 33-35,37-39,41-43,46-47, \\
& 67-111
\end{aligned}
\] & none & bria, mov-from-AR-rv \({ }^{1}\) & none \\
\hline \begin{tabular}{l}
AR\%, \\
\% in 48-63, 112-127
\end{tabular} & mov-to-AR-ig \({ }^{1}\) & br.ia, mov-from-AR-ig \({ }^{1}\) & impliedF \\
\hline \multirow[t]{3}{*}{\begin{tabular}{l}
BR\%, \\
\% in 0-7
\end{tabular}} & br.call \(^{1}\), brl.call \({ }^{1}\) & indirect-brs \({ }^{1}\), indirect-brp \({ }^{1}\), mov-from-BR \({ }^{1}\) & impliedF \\
\hline & \multirow[t]{2}{*}{mov-to-BR \({ }^{1}\)} & indirect-brs \({ }^{1}\) & none \\
\hline & & indirect-brp \({ }^{1}\), mov-from-BR \({ }^{1}\) & impliedF \\
\hline \multirow[t]{5}{*}{CFM} & \multirow[t]{3}{*}{mod-sched-brs} & mod-sched-brs & impliedF \\
\hline & & cover, alloc, rfi, loadrs, br.ret, br.call, brl.call & impliedF \\
\hline & & cfm-readers \({ }^{2}\) & impliedF \\
\hline & br.call, brl.call, br.ret, clrrrb, cover, rfi & cfm-readers & impliedF \\
\hline & alloc & cfm-readers & none \\
\hline CPUID\# & none & mov-from-IND-CPUID \({ }^{3}\) & specific \\
\hline CR[CMCV] & mov-to-CR-CMCV & mov-from-CR-CMCV & data \\
\hline CR[DCR] & mov-to-CR-DCR & mov-from-CR-DCR, mem-readers-spec & data \\
\hline
\end{tabular}

Table 5-2. RAW Dependencies Organized by Resource (Continued)
\begin{tabular}{|c|c|c|c|}
\hline Resource Name & Writers & Readers & Semantics of Dependency \\
\hline CR[EOI] & mov-to-CR-EOI & none & SC Section 5.8.3.4, "End of External Interrupt Register (EOI CR67)" on page 2:124 \\
\hline \multirow[t]{2}{*}{CR[IFA]} & \multirow[t]{2}{*}{mov-to-CR-IFA} & itc.i, itc.d, itr.i, itr.d & implied \\
\hline & & mov-from-CR-IFA & data \\
\hline \multirow[t]{3}{*}{CR[IFS]} & \multirow[t]{2}{*}{mov-to-CR-IFS} & mov-from-CR-IFS & data \\
\hline & & rfi & implied \\
\hline & cover & rfi, mov-from-CR-IFS & implied \\
\hline CR[IHA] & mov-to-CR-IHA & mov-from-CR-IHA & data \\
\hline \begin{tabular}{l}
CR[IIB\%], \\
\(\%\) in 0-1
\end{tabular} & mov-to-CR-IIB & mov-from-CR-IIB & data \\
\hline CR[IIM] & mov-to-CR-IIM & mov-from-CR-IIM & data \\
\hline \multirow[t]{2}{*}{CR[IIP]} & \multirow[t]{2}{*}{mov-to-CR-IIP} & mov-from-CR-IIP & data \\
\hline & & rfi & implied \\
\hline CR[IIPA] & mov-to-CR-IIPA & mov-from-CR-IIPA & data \\
\hline \multirow[t]{2}{*}{CR[IPSR]} & \multirow[t]{2}{*}{mov-to-CR-IPSR} & mov-from-CR-IPSR & data \\
\hline & & rfi & implied \\
\hline \begin{tabular}{l}
CR[IRR\%], \\
\% in 0-3
\end{tabular} & mov-from-CR-IVR & mov-from-CR-IRR \({ }^{1}\) & data \\
\hline CR[ISR] & mov-to-CR-ISR & mov-from-CR-ISR & data \\
\hline \multirow[t]{2}{*}{CR[ITIR]} & \multirow[t]{2}{*}{mov-to-CR-ITIR} & mov-from-CR-ITIR & data \\
\hline & & itc.i, itc.d, itr.i, itr.d & implied \\
\hline CR[ITM] & mov-to-CR-ITM & mov-from-CR-ITM & data \\
\hline CR[ITO] & mov-to-CR-ITO & mov-from-AR-ITC, mov-from-CR-ITO & data \\
\hline CR[ITV] & mov-to-CR-ITV & mov-from-CR-ITV & data \\
\hline CR[IVA] & mov-to-CR-IVA & mov-from-CR-IVA & instr \\
\hline CR[IVR] & none & mov-from-CR-IVR & \begin{tabular}{l}
SC Section 5.8.3.2, \\
"External Interrupt Vector Register (IVR CR65)" on page 2:123
\end{tabular} \\
\hline CR[LID] & mov-to-CR-LID & mov-from-CR-LID & SC Section 5.8.3.1, "Local ID (LID CR64)" on page 2:122 \\
\hline CR[LRR\%],
\[
\% \text { in } 0-1
\] & mov-to-CR-LRR \({ }^{1}\) & mov-from-CR-LRR \({ }^{1}\) & data \\
\hline CR[PMV] & mov-to-CR-PMV & mov-from-CR-PMV & data \\
\hline CR[PTA] & mov-to-CR-PTA & mov-from-CR-PTA, mem-readers, mem-writers, non-access, thash & data \\
\hline
\end{tabular}

Table 5-2. RAW Dependencies Organized by Resource (Continued)
\begin{tabular}{|c|c|c|c|}
\hline Resource Name & Writers & Readers & Semantics of Dependency \\
\hline \multirow[t]{3}{*}{CR[TPR]} & \multirow[t]{3}{*}{mov-to-CR-TPR} & mov-from-CR-TPR, mov-from-CR-IVR & data \\
\hline & & mov-to-PSR-I \({ }^{17}\), ssm \({ }^{17}\) & SC Section 5.8.3.3, "Task Priority Register (TPR - CR66)" on page 2:123 \\
\hline & & rfi & implied \\
\hline \[
\begin{aligned}
& \text { CR\%, } \\
& \% \text { in 3, 5-7, 10-15, 18, 28-63, } \\
& 75-79,82-127
\end{aligned}
\] & none & mov-from-CR-rv \({ }^{1}\) & none \\
\hline \multirow[t]{2}{*}{DBR\#} & \multirow[t]{2}{*}{mov-to-IND-DBR \({ }^{3}\)} & mov-from-IND-DBR \({ }^{3}\) & impliedF \\
\hline & & probe-all, Ifetch-all, mem-readers, mem-writers & data \\
\hline \multirow[t]{4}{*}{DTC} & ptc.e, ptc.g, ptc.ga, ptc.l, ptr.i, ptr.d, itc.i, itc.d, itr.i, itr.d & mem-readers, mem-writers, non-access & data \\
\hline & itc.i, itc.d, itr.i, itr.d & ptc.e, ptc.g, ptc.ga, ptc.l, ptr.i, ptr.d, itc.i, itc.d, itr.i, itr.d & impliedF \\
\hline & \multirow[t]{2}{*}{ptc.e, ptc.g, ptc.ga, ptc.l, ptr.i, ptr.d} & ptc.e, ptc.g, ptc.ga, ptc.l, ptr.i, ptr.d & none \\
\hline & & itc.i, itc.d, itr.i, itr.d & impliedF \\
\hline DTC_LIMIT* & ptc.g, ptc.ga & ptc.g, ptc.ga & impliedF \\
\hline \multirow[t]{5}{*}{DTR} & \multirow[t]{2}{*}{itr.d} & mem-readers, mem-writers, non-access & data \\
\hline & & ptc.g, ptc.ga, ptc.l, ptr.d, itr.d & impliedF \\
\hline & \multirow[t]{3}{*}{ptr.d} & mem-readers, mem-writers, non-access & data \\
\hline & & ptc.g, ptc.ga, ptc.l, ptr.d & none \\
\hline & & itr.d, itc.d & impliedF \\
\hline \[
\begin{aligned}
& \hline \text { FR\%, } \\
& \% \text { in 0-1 }
\end{aligned}
\] & none & fr-readers \({ }^{1}\) & none \\
\hline \multirow[t]{2}{*}{\[
\begin{aligned}
& \text { FR\%, } \\
& \% \text { in } 2-127
\end{aligned}
\]} & fr-writers \({ }^{1}\) \Idf-c \({ }^{1}\) \Idfp- \(\mathbf{c}^{1}\) & fr-readers \({ }^{1}\) & impliedF \\
\hline & Idf-c \({ }^{1}\), Idfp-c \({ }^{1}\) & fr-readers \({ }^{1}\) & none \\
\hline GR0 & none & gr-readers \({ }^{1}\) & none \\
\hline \multirow[t]{2}{*}{\[
\begin{aligned}
& \text { GR\%, } \\
& \% \text { in } 1-127
\end{aligned}
\]} & Id-c \({ }^{1,13}\) & gr-readers \({ }^{1}\) & none \\
\hline & gr-writers \({ }^{1}\) \dd-c \({ }^{1,13}\) & gr-readers \({ }^{1}\) & impliedF \\
\hline IBR\# & mov-to-IND-IBR \({ }^{3}\) & mov-from-IND-IBR \({ }^{3}\) & impliedF \\
\hline \multirow[t]{3}{*}{InService*} & mov-to-CR-EOI & mov-from-CR-IVR & data \\
\hline & mov-from-CR-IVR & mov-from-CR-IVR & impliedF \\
\hline & mov-to-CR-EOI & mov-to-CR-EOI & impliedF \\
\hline IP & all & all & none \\
\hline \multirow[t]{5}{*}{ITC} & \multirow[t]{3}{*}{ptc.e, ptc.g, ptc.ga, ptc.l, ptr.i, ptr.d} & epc, vmsw & instr \\
\hline & & itc.i, itc.d, itr.i, itr.d & impliedF \\
\hline & & ptri, ptr.d, ptc.e, ptc.g, ptc.ga, ptc.l & none \\
\hline & \multirow[t]{2}{*}{itc.i, itc.d, itr.i, itr.d} & epc, vmsw & instr \\
\hline & & itc.d, itc.i, itr.d, itr.i, ptr.d, ptr.i, ptc.g, ptc.ga, ptc.l & impliedF \\
\hline ITC_LIMIT* & ptc.g, ptc.ga & ptc.g, ptc.ga & impliedF \\
\hline
\end{tabular}

Table 5-2. RAW Dependencies Organized by Resource (Continued)
\begin{tabular}{|c|c|c|c|}
\hline Resource Name & Writers & Readers & Semantics of Dependency \\
\hline \multirow[t]{5}{*}{ITR} & \multirow[t]{2}{*}{itr.i} & itr.i, itc.i, ptc.g, ptc.ga, ptc.l, ptr.i & impliedF \\
\hline & & epc, vmsw & instr \\
\hline & \multirow[t]{3}{*}{ptr.i} & itc.i, itr.i & impliedF \\
\hline & & ptc.g, ptc.ga, ptc.l, ptr.i & none \\
\hline & & epc, vmsw & instr \\
\hline memory & mem-writers & mem-readers & none \\
\hline \multirow[t]{4}{*}{PKR\#} & \multirow[t]{4}{*}{mov-to-IND-PKR \({ }^{3}\)} & mem-readers, mem-writers, mov-from-IND-PKR \({ }^{4}\), probe-all & data \\
\hline & & mov-to-IND-PKR \({ }^{4}\) & none \\
\hline & & mov-from-IND-PKR \({ }^{3}\) & impliedF \\
\hline & & mov-to-IND-PKR \({ }^{3}\) & impliedF \\
\hline \multirow[t]{2}{*}{PMC\#} & \multirow[t]{2}{*}{mov-to-IND-PMC \({ }^{3}\)} & mov-from-IND-PMC \({ }^{3}\) & impliedF \\
\hline & & mov-from-IND-PMD \({ }^{3}\) & \begin{tabular}{l}
SC Section \\
7.2.1, "Generic Performance Counter Registers" for PMC[0].fr on page 2:156
\end{tabular} \\
\hline PMD\# & mov-to-IND-PMD \({ }^{3}\) & mov-from-IND-PMD \({ }^{3}\) & impliedF \\
\hline PR0 & pr-writers \({ }^{1}\) & \[
\begin{aligned}
& \text { pr-readers-br }{ }^{1}, \\
& \text { pr-readers-nobr-nomovpr }{ }^{1}, \\
& \text { mov-from-PR }{ }^{12}, \\
& \text { mov-to-PR }^{12}
\end{aligned}
\] & none \\
\hline \multirow[t]{3}{*}{\begin{tabular}{l}
PR\%, \\
\(\%\) in \(1-15\)
\end{tabular}} & pr-writers \({ }^{1}\), mov-to-PR-allreg \({ }^{7}\) & pr-readers-nobr-nomovpr \({ }^{1}\), mov-from-PR, mov-to-PR \({ }^{12}\) & impliedF \\
\hline & pr-writers-fp \({ }^{1}\) & pr-readers-br \({ }^{1}\) & impliedF \\
\hline & pr-writers-int \({ }^{1}\), mov-to-PR-allreg \({ }^{7}\) & pr-readers-br \({ }^{1}\) & none \\
\hline \multirow[t]{3}{*}{\begin{tabular}{l}
PR\%, \\
\(\%\) in 16-62
\end{tabular}} & pr-writers \({ }^{1}\), mov-to-PR-allreg \({ }^{7}\) mov-to-PR-rotreg & pr-readers-nobr-nomovpr \({ }^{1}\), mov-from-PR, mov-to-PR \({ }^{12}\) & impliedF \\
\hline & pr-writers-fp \({ }^{1}\) & pr-readers-br \({ }^{1}\) & impliedF \\
\hline & pr-writers-int \({ }^{1}\) mov-to-PR-allreg \({ }^{7}\) mov-to-PR-rotreg & pr-readers-br \({ }^{1}\) & none \\
\hline \multirow[t]{3}{*}{PR63} & mod-sched-brs, pr-writers \({ }^{1}\), mov-to-PR-allreg \({ }^{7}\), mov-to-PR-rotreg & pr-readers-nobr-nomovpr \({ }^{1}\), mov-from-PR, mov-to-PR \({ }^{12}\) & impliedF \\
\hline & pr-writers-fp \({ }^{1}\), mod-sched-brs & pr-readers-br \({ }^{1}\) & impliedF \\
\hline & pr-writers-int \({ }^{1}\) mov-to-PR-allreg \({ }^{7}\) mov-to-PR-rotreg & pr-readers-br \({ }^{1}\) & none \\
\hline
\end{tabular}

Table 5-2. RAW Dependencies Organized by Resource (Continued)
\begin{tabular}{|c|c|c|c|}
\hline Resource Name & Writers & Readers & Semantics of Dependency \\
\hline \multirow[t]{4}{*}{PSR.ac} & user-mask-writers-partial \({ }^{7}\), mov-to-PSR-um & mem-readers, mem-writers & implied \\
\hline & sys-mask-writers-partial \({ }^{7}\), mov-to-PSR-I & mem-readers, mem-writers & data \\
\hline & user-mask-writers-partial \({ }^{7}\), mov-to-PSR-um, sys-mask-writers-partial \({ }^{7}\), mov-to-PSR-I & mov-from-PSR, mov-from-PSR-um & impliedF \\
\hline & rfi & mem-readers, mem-writers, mov-from-PSR, mov-from-PSR-um & impliedF \\
\hline \multirow[t]{4}{*}{PSR.be} & user-mask-writers-partial \({ }^{7}\), mov-to-PSR-um & mem-readers, mem-writers & implied \\
\hline & sys-mask-writers-partial \({ }^{7}\), mov-to-PSR-I & mem-readers, mem-writers & data \\
\hline & user-mask-writers-partial \({ }^{7}\), mov-to-PSR-um, sys-mask-writers-partial \({ }^{7}\), mov-to-PSR-I & mov-from-PSR, mov-from-PSR-um & impliedF \\
\hline & rfi & mem-readers, mem-writers, mov-from-PSR, mov-from-PSR-um & impliedF \\
\hline PSR.bn & bsw, rfi & gr-readers \({ }^{10}\), gr-writers \({ }^{10}\) & impliedF \\
\hline \multirow[t]{2}{*}{PSR.cpl} & epc, br.ret & priv-ops, br.call, brl.call, epc, mov-from-AR-ITC, mov-from-AR-RUC, mov-to-AR-ITC, mov-to-AR-RSC, mov-to-AR-RUC, mov-to-AR-K, mov-from-IND-PMD, probe-all, mem-readers, mem-writers, Ifetch-all & implied \\
\hline & rfi & priv-ops, br.call, brl.call, epc, mov-from-AR-ITC, mov-from-AR-RUC, mov-to-AR-ITC, mov-to-AR-RSC, mov-to-AR-RUC, mov-to-AR-K, mov-from-IND-PMD, probe-all, mem-readers, mem-writers, Ifetch-all & impliedF \\
\hline PSR.da & rfi & mem-readers, Ifetch-all, mem-writers, probe-fault & impliedF \\
\hline \multirow[t]{3}{*}{PSR.db} & mov-to-PSR-I & Ifetch-all, mem-readers, mem-writers, probe-fault & data \\
\hline & & mov-from-PSR & impliedF \\
\hline & rfi & Ifetch-all, mem-readers, mem-writers, mov-from-PSR, probe-fault & impliedF \\
\hline PSR.dd & rfi & Ifetch-all, mem-readers, probe-fault, mem-writers & impliedF \\
\hline
\end{tabular}

Table 5-2. RAW Dependencies Organized by Resource (Continued)
\begin{tabular}{|c|c|c|c|}
\hline Resource Name & Writers & Readers & Semantics of Dependency \\
\hline \multirow[t]{3}{*}{PSR.dfh} & \multirow[t]{2}{*}{sys-mask-writers-partial \({ }^{7}\), mov-to-PSR-I} & fr-readers \({ }^{8}\), rr-writers \(^{8}\) & data \\
\hline & & mov-from-PSR & impliedF \\
\hline & rfi & fr-readers \({ }^{8}\), fr-writers \({ }^{8}\), mov-from-PSR & impliedF \\
\hline \multirow[t]{3}{*}{PSR.dfl} & \multirow[t]{2}{*}{sys-mask-writers-partial \({ }^{7}\), mov-to-PSR-I} & fr-writers \({ }^{8}\), fr-readers \({ }^{8}\) & data \\
\hline & & mov-from-PSR & impliedF \\
\hline & rfi & fr-writers \({ }^{8}\), fr-readers \({ }^{8}\), mov-from-PSR & impliedF \\
\hline \multirow[t]{3}{*}{PSR.di} & \multirow[t]{2}{*}{sys-mask-writers-partial \({ }^{7}\), mov-to-PSR-I} & br.ia & data \\
\hline & & mov-from-PSR & impliedF \\
\hline & rfi & bria, mov-from-PSR & impliedF \\
\hline \multirow[t]{3}{*}{PSR.dt} & \multirow[t]{2}{*}{sys-mask-writers-partial \({ }^{7}\), mov-to-PSR-I} & mem-readers, mem-writers, non-access & data \\
\hline & & mov-from-PSR & impliedF \\
\hline & rfi & mem-readers, mem-writers, non-access, mov-from-PSR & impliedF \\
\hline PSR.ed & rfi & Ifetch-all, mem-readers-spec & impliedF \\
\hline PSR.i & sys-mask-writers-partial \({ }^{7}\), mov-to-PSR-I, rfi & mov-from-PSR & impliedF \\
\hline PSR.ia & rfi & all & none \\
\hline \multirow[t]{3}{*}{PSR.ic} & \multirow[t]{2}{*}{sys-mask-writers-partial \({ }^{7}\), mov-to-PSR-I} & mov-from-PSR & impliedF \\
\hline & & cover, itc.i, itc.d, itr.i, itr.d, mov-from-interruption-CR, mov-to-interruption-CR & data \\
\hline & rfi & mov-from-PSR, cover, itc.i, itc.d, itr.i, itr.d, mov-from-interruption-CR, mov-to-interruption-CR & impliedF \\
\hline PSR.id & rfi & all & none \\
\hline PSR.is & br.ia, rfi & none & none \\
\hline PSR.it & rfi & branches, mov-from-PSR, chk, epc, fchkf, vmsw & impliedF \\
\hline \multirow[t]{3}{*}{PSR.Ip} & \multirow[t]{2}{*}{mov-to-PSR-I} & mov-from-PSR & impliedF \\
\hline & & br.ret & data \\
\hline & rfi & mov-from-PSR, br.ret & impliedF \\
\hline PSR.mc & rfi & mov-from-PSR & impliedF \\
\hline PSR.mfh & \begin{tabular}{l}
fr-writers \({ }^{9}\), \\
user-mask-writers-partial \({ }^{7}\), mov-to-PSR-um, \\
sys-mask-writers-partial \({ }^{7}\), mov-to-PSR-I, rfi
\end{tabular} & mov-from-PSR-um, mov-from-PSR & impliedF \\
\hline PSR.mfl & \begin{tabular}{l}
fr-writers \({ }^{9}\), \\
user-mask-writers-partial \({ }^{7}\), mov-to-PSR-um, \\
sys-mask-writers-partial \({ }^{7}\), mov-to-PSR-I, rfi
\end{tabular} & mov-from-PSR-um, mov-from-PSR & impliedF \\
\hline
\end{tabular}

Table 5-2. RAW Dependencies Organized by Resource (Continued)
\begin{tabular}{|c|c|c|c|}
\hline Resource Name & Writers & Readers & Semantics of Dependency \\
\hline \multirow[t]{3}{*}{PSR.pk} & \multirow[t]{2}{*}{sys-mask-writers-partial \({ }^{7}\), mov-to-PSR-I} & Ifetch-all, mem-readers, mem-writers, probe-all & data \\
\hline & & mov-from-PSR & impliedF \\
\hline & rfi & Ifetch-all, mem-readers, mem-writers, mov-from-PSR, probe-all & impliedF \\
\hline PSR.pp & sys-mask-writers-partial \({ }^{7}\), mov-to-PSR-I, rfi & mov-from-PSR & impliedF \\
\hline PSR.ri & rfi & all & none \\
\hline \multirow[t]{3}{*}{PSR.rt} & \multirow[t]{2}{*}{mov-to-PSR-I} & mov-from-PSR & impliedF \\
\hline & & alloc, flushrs, loadrs & data \\
\hline & rfi & mov-from-PSR, alloc, flushrs, loadrs & impliedF \\
\hline \multirow[t]{3}{*}{PSR.si} & \multirow[t]{2}{*}{sys-mask-writers-partial \({ }^{7}\), mov-to-PSR-I} & mov-from-PSR & impliedF \\
\hline & & mov-from-AR-ITC, mov-from-AR-RUC & data \\
\hline & rfi & \begin{tabular}{l}
mov-from-AR-ITC, \\
mov-from-AR-RUC, mov-from-PSR
\end{tabular} & impliedF \\
\hline \multirow[t]{3}{*}{PSR.sp} & \multirow[t]{2}{*}{sys-mask-writers-partial \({ }^{7}\), mov-to-PSR-I} & mov-from-PSR & impliedF \\
\hline & & mov-from-IND-PMD, mov-to-PSR-um, rum, sum & data \\
\hline & rfi & mov-from-IND-PMD, mov-from-PSR, mov-to-PSR-um, rum, sum & impliedF \\
\hline PSR.ss & rfi & all & impliedF \\
\hline \multirow[t]{3}{*}{PSR.tb} & \multirow[t]{2}{*}{mov-to-PSR-I} & branches, chk, fchkf & data \\
\hline & & mov-from-PSR & impliedF \\
\hline & rfi & branches, chk, fchkf, mov-from-PSR & impliedF \\
\hline PSR.up & user-mask-writers-partial \({ }^{7}\), mov-to-PSR-um, sys-mask-writers-partial \({ }^{7}\), mov-to-PSR-I, rfi & mov-from-PSR-um, mov-from-PSR & impliedF \\
\hline \multirow[t]{2}{*}{PSR.vm} & vmsw & \begin{tabular}{l}
mem-readers, mem-writers, \\
mov-from-AR-ITC, \\
mov-from-AR-RUC, \\
mov-from-IND-CPUID, \\
mov-to-AR-ITC, mov-to-AR-RUC, \\
priv-opslvmsw, cover, thash, ttag
\end{tabular} & implied \\
\hline & rfi & mem-readers, mem-writers, mov-from-AR-ITC, mov-from-AR-RUC, mov-from-IND-CPUID, mov-to-AR-ITC, mov-to-AR-RUC, priv-opslvmsw, cover, thash, ttag & impliedF \\
\hline \multirow[t]{2}{*}{RR\#} & \multirow[t]{2}{*}{mov-to-IND-RR \({ }^{6}\)} & mem-readers, mem-writers, itc.i, itc.d, itr.i, itr.d, non-access, ptc.g, ptc.ga, ptc.l, ptr.i, ptr.d, thash, ttag & data \\
\hline & & mov-from-IND-RR \({ }^{6}\) & impliedF \\
\hline RSE & rse-writers \({ }^{14}\) & rse-readers \({ }^{14}\) & impliedF \\
\hline
\end{tabular}

\subsection*{5.3.3 WAW Dependency Table}

General rules specific to the WAW table:
- All resources require at most an instruction group break to provide sequential behavior.
- Some resources require no instruction group break to provide sequential behavior.
- There are a few special cases that are described in greater detail elsewhere in the manual and are indicated with an SC (special case) result.
- Each sub-row of writers represents a group of instructions that when taken in pairs in any combination has the dependency result indicated. If the column is split in sub-columns, then the dependency semantics apply to any pair of instructions where one is chosen from left sub-column and one is chosen from the right sub-column.

Table 5-3. WAW Dependencies Organized by Resource
\begin{tabular}{|c|c|c|c|}
\hline Resource Name & \multicolumn{2}{|c|}{Writers} & Semantics of Dependency \\
\hline ALAT & \multicolumn{2}{|l|}{mem-readers-alat, mem-writers, chk.a.clr, invala-all} & none \\
\hline AR[BSP] & \multicolumn{2}{|l|}{br.call, brl.call, br.ret, cover, mov-to-AR-BSPSTORE, rfi} & impliedF \\
\hline AR[BSPSTORE] & \multicolumn{2}{|l|}{alloc, loadrs, flushrs, mov-to-AR-BSPSTORE} & impliedF \\
\hline AR[CCV] & \multicolumn{2}{|c|}{mov-to-AR-CCV} & impliedF \\
\hline AR[CFLG] & \multicolumn{2}{|c|}{mov-to-AR-CFLG} & impliedF \\
\hline AR[CSD] & \multicolumn{2}{|c|}{Id16, mov-to-AR-CSD} & impliedF \\
\hline AR[EC] & \multicolumn{2}{|l|}{br.ret, mod-sched-brs, mov-to-AR-EC} & impliedF \\
\hline AR[EFLAG] & \multicolumn{2}{|c|}{mov-to-AR-EFLAG} & impliedF \\
\hline AR[FCR] & \multicolumn{2}{|c|}{mov-to-AR-FCR} & impliedF \\
\hline AR[FDR] & \multicolumn{2}{|c|}{mov-to-AR-FDR} & impliedF \\
\hline AR[FIR] & \multicolumn{2}{|c|}{mov-to-AR-FIR} & impliedF \\
\hline AR[FPSR].sf0.controls & \multicolumn{2}{|c|}{mov-to-AR-FPSR, fsetc.s0} & impliedF \\
\hline AR[FPSR].sf1.controls & \multicolumn{2}{|c|}{mov-to-AR-FPSR, fsetc.s1} & impliedF \\
\hline AR[FPSR].sf2.controls & \multicolumn{2}{|c|}{mov-to-AR-FPSR, fsetc.s2} & impliedF \\
\hline AR[FPSR].sf3.controls & \multicolumn{2}{|c|}{mov-to-AR-FPSR, fsetc.s3} & impliedF \\
\hline \multirow[t]{2}{*}{AR[FPSR].sf0.flags} & \multicolumn{2}{|c|}{fp-arith-s0, fcmp-s0, fpcmp-s0} & none \\
\hline & fclrf.s0, fcmp-s0, fp-arith-s0, fpemp-s0, mov-to-AR-FPSR & fclif.s0, mov-to-AR-FPSR & impliedF \\
\hline \multirow[t]{2}{*}{AR[FPSR].sf1.flags} & \multicolumn{2}{|c|}{fp-arith-s1, fcmp-s1, fpemp-s1} & none \\
\hline & fclrf.s1, fcmp-s1, fp-arith-s1, fpcmp-s1, mov-to-AR-FPSR & fclif.s1, mov-to-AR-FPSR & impliedF \\
\hline \multirow[t]{2}{*}{AR[FPSR].sf2.flags} & \multicolumn{2}{|c|}{fp-arith-s2, fcmp-s2, fpemp-s2} & none \\
\hline & fclrf.s2, fcmp-s2, fp-arith-s2, fpcmp-s2, mov-to-AR-FPSR & fclif.s2, mov-to-AR-FPSR & impliedF \\
\hline \multirow[t]{2}{*}{AR[FPSR].sf3.flags} & \multicolumn{2}{|c|}{fp-arith-s3, fcmp-s3, fpemp-s3} & none \\
\hline & fclrf.s3, fcmp-s3, fp-arith-s3, fpemp-s3, mov-to-AR-FPSR & fclif.s3, mov-to-AR-FPSR & impliedF \\
\hline AR[FPSR].rv & \multicolumn{2}{|c|}{mov-to-AR-FPSR} & impliedF \\
\hline AR[FPSR].traps & \multicolumn{2}{|c|}{mov-to-AR-FPSR} & impliedF \\
\hline AR[FSR] & \multicolumn{2}{|c|}{mov-to-AR-FSR} & impliedF \\
\hline AR[ITC] & \multicolumn{2}{|c|}{mov-to-AR-ITC} & impliedF \\
\hline
\end{tabular}

Table 5-3. WAW Dependencies Organized by Resource (Continued)
\begin{tabular}{|c|c|c|}
\hline Resource Name & Writers & Semantics of Dependency \\
\hline \[
\begin{aligned}
& \text { AR[K\%], } \\
& \% \text { in } 0-7
\end{aligned}
\] & mov-to-AR-K \({ }^{1}\) & impliedF \\
\hline AR[LC] & mod-sched-brs-counted, mov-to-AR-LC & impliedF \\
\hline \multirow[t]{2}{*}{AR[PFS]} & br.call, brl.call & none \\
\hline & br.call, brl.call \({ }^{\text {a }}\) mov-to-AR-PFS & impliedF \\
\hline AR[RNAT] & alloc, flushrs, loadrs, mov-to-AR-RNAT, mov-to-AR-BSPSTORE & impliedF \\
\hline AR[RSC] & mov-to-AR-RSC & impliedF \\
\hline AR[RUC] & mov-to-AR-RUC & impliedF \\
\hline AR[SSD] & mov-to-AR-SSD & impliedF \\
\hline AR[UNAT]\{\%\}, \% in 0-63 & mov-to-AR-UNAT, st8.spill & impliedF \\
\hline AR\%,
\[
\begin{aligned}
& \% \text { in } 8-15,20,22-23,31, \\
& 33-35,37-39,41-43,46-47, \\
& 67-111
\end{aligned}
\] & none & none \\
\hline \begin{tabular}{l}
AR\%, \\
\% in 48-63, 112-127
\end{tabular} & mov-to-AR-ig \({ }^{1}\) & impliedF \\
\hline \multirow[t]{3}{*}{\begin{tabular}{l}
BR\%, \\
\% in 0-7
\end{tabular}} & br.call \(^{1}\), brl.call \(^{1}{ }^{\text {a }}\) ( \({ }^{\text {mov-to-BR }}{ }^{1}\) & impliedF \\
\hline & mov-to-BR \({ }^{1}\) & impliedF \\
\hline & br.call \({ }^{1}\), brl.call \({ }^{1}\) & none \\
\hline CFM & mod-sched-brs, br.call, brl.call, br.ret, alloc, clrrrb, cover, rfi & impliedF \\
\hline CPUID\# & none & none \\
\hline CR[CMCV] & mov-to-CR-CMCV & impliedF \\
\hline CR[DCR] & mov-to-CR-DCR & impliedF \\
\hline CR[EOI] & mov-to-CR-EOI & SC Section 5.8.3.4, "End of External Interrupt Register (EOI CR67)" on page 2:124 \\
\hline CR[IFA] & mov-to-CR-IFA & impliedF \\
\hline CR[IFS] & mov-to-CR-IFS, cover & impliedF \\
\hline CR[IHA] & mov-to-CR-IHA & impliedF \\
\hline \[
\begin{aligned}
& \hline \text { CR[IIB\%], } \\
& \% \text { in } 0-1
\end{aligned}
\] & mov-to-CR-IIB & impliedF \\
\hline CR[IIM] & mov-to-CR-IIM & impliedF \\
\hline CR[IIP] & mov-to-CR-IIP & impliedF \\
\hline CR[IIPA] & mov-to-CR-IIPA & impliedF \\
\hline CR[IPSR] & mov-to-CR-IPSR & impliedF \\
\hline \[
\begin{aligned}
& \text { CR[IRR\%], } \\
& \% \text { in } 0-3
\end{aligned}
\] & mov-from-CR-IVR & impliedF \\
\hline CR[ISR] & mov-to-CR-ISR & impliedF \\
\hline CR[ITIR] & mov-to-CR-ITIR & impliedF \\
\hline CR[ITM] & mov-to-CR-ITM & impliedF \\
\hline CR[ITO] & mov-to-CR-ITO & impliedF \\
\hline
\end{tabular}

Table 5-3. WAW Dependencies Organized by Resource (Continued)
\begin{tabular}{|c|c|c|c|}
\hline Resource Name & \multicolumn{2}{|c|}{Writers} & Semantics of Dependency \\
\hline CR[ITV] & \multicolumn{2}{|c|}{mov-to-CR-ITV} & impliedF \\
\hline CR[IVA] & \multicolumn{2}{|c|}{mov-to-CR-IVA} & impliedF \\
\hline CR[IVR] & \multicolumn{2}{|c|}{none} & SC \\
\hline CR[LID] & \multicolumn{2}{|c|}{mov-to-CR-LID} & SC \\
\hline \begin{tabular}{l}
CR[LRR\%], \\
\% in 0-1
\end{tabular} & \multicolumn{2}{|c|}{mov-to-CR-LRR \({ }^{1}\)} & impliedF \\
\hline CR[PMV] & \multicolumn{2}{|c|}{mov-to-CR-PMV} & impliedF \\
\hline CR[PTA] & \multicolumn{2}{|c|}{mov-to-CR-PTA} & impliedF \\
\hline CR[TPR] & \multicolumn{2}{|c|}{mov-to-CR-TPR} & impliedF \\
\hline \[
\begin{aligned}
& \text { CR\%, } \\
& \% \text { in 3, 5-7, 10-15, 18, 28-63, } \\
& 75-79,82-127
\end{aligned}
\] & \multicolumn{2}{|c|}{none} & none \\
\hline DBR\# & \multicolumn{2}{|c|}{mov-to-IND-DBR \({ }^{3}\)} & impliedF \\
\hline \multirow[t]{2}{*}{DTC} & \multicolumn{2}{|c|}{ptc.e, ptc.g, ptc.ga, ptc.l, ptr.i, ptr.d} & none \\
\hline & ptc.e, ptc.g, ptc.ga, ptc.l, ptr.i, ptr.d, itc.i, itc.d, itr.i, itr.d & itc.i, itc.d, itr.i, itr.d & impliedF \\
\hline DTC_LIMIT* & \multicolumn{2}{|c|}{ptc.g, ptc.ga} & impliedF \\
\hline \multirow[t]{3}{*}{DTR} & \multicolumn{2}{|c|}{itr.d} & impliedF \\
\hline & itr.d & ptr.d & impliedF \\
\hline & \multicolumn{2}{|c|}{ptr.d} & none \\
\hline \[
\begin{aligned}
& \text { FR\%, } \\
& \% \text { in } 0-1
\end{aligned}
\] & \multicolumn{2}{|c|}{none} & none \\
\hline \[
\begin{aligned}
& \text { FR\%, } \\
& \% \text { in } 2-127
\end{aligned}
\] & \multicolumn{2}{|c|}{fr-writers \({ }^{1}\), Idf- \({ }^{1}\), \({ }^{\text {, Idfp-c }}{ }^{1}\)} & impliedF \\
\hline GR0 & \multicolumn{2}{|c|}{none} & none \\
\hline \[
\begin{aligned}
& \text { GR\%, } \\
& \% \text { in } 1-127
\end{aligned}
\] & \multicolumn{2}{|c|}{Id-c \({ }^{1}\), gr-writers \({ }^{1}\)} & impliedF \\
\hline IBR\# & \multicolumn{2}{|c|}{mov-to-IND-IBR \({ }^{3}\)} & impliedF \\
\hline InService* & \multicolumn{2}{|c|}{mov-to-CR-EOI, mov-from-CR-IVR} & SC \\
\hline IP & \multicolumn{2}{|c|}{all} & none \\
\hline \multirow[t]{2}{*}{ITC} & \multicolumn{2}{|c|}{ptc.e, ptc.g, ptc.ga, ptc.l, ptr.i, ptr.d} & none \\
\hline & ptc.e, ptc.g, ptc.ga, ptc.l, ptr.i, ptr.d, itc.i, itc.d, itr.i, itr.d & itc.i, itc.d, itr.i, itr.d & impliedF \\
\hline \multirow[t]{2}{*}{ITR} & itr.i & itr.i, ptr.i & impliedF \\
\hline & \multicolumn{2}{|c|}{ptr.i} & none \\
\hline memory & \multicolumn{2}{|c|}{mem-writers} & none \\
\hline \multirow[t]{2}{*}{PKR\#} & mov-to-IND-PKR \({ }^{3}\) & mov-to-IND-PKR \({ }^{4}\) & none \\
\hline & \multicolumn{2}{|c|}{mov-to-IND-PKR \({ }^{3}\)} & impliedF \\
\hline PMC\# & \multicolumn{2}{|c|}{mov-to-IND-PMC \({ }^{3}\)} & impliedF \\
\hline PMD\# & \multicolumn{2}{|c|}{mov-to-IND-PMD \({ }^{3}\)} & impliedF \\
\hline PR0 & \multicolumn{2}{|c|}{pr-writers \({ }^{1}\)} & none \\
\hline
\end{tabular}

Table 5-3. WAW Dependencies Organized by Resource (Continued)
\begin{tabular}{|c|c|c|c|}
\hline Resource Name & \multicolumn{2}{|c|}{Writers} & Semantics of Dependency \\
\hline \multirow[t]{3}{*}{\begin{tabular}{l}
PR\%, \\
\(\%\) in 1-15
\end{tabular}} & \multicolumn{2}{|c|}{pr-and-writers \({ }^{1}\)} & none \\
\hline & \multicolumn{2}{|c|}{pr-or-writers \({ }^{1}\)} & none \\
\hline & pr-unc-writers-fp \({ }^{1}\) pr-unc-writers-int \({ }^{1}\) pr-norm-writers-fp \({ }^{1}\), pr-norm-writers-int \({ }^{1}\), pr-and-writers \({ }^{1}\), mov-to-PR-allreg \({ }^{7}\) & ```
pr-unc-writers-fp \({ }^{1}\),
pr-unc-writers-int \({ }^{1}\),
pr-norm-writers-fp \({ }^{1}\),
pr-norm-writers-int \({ }^{1}\),
    pr-or-writers \({ }^{1}\),
mov-to-PR-allreg \({ }^{7}\)
``` & impliedF \\
\hline \multirow[t]{3}{*}{\begin{tabular}{l}
PR\%, \\
\% in 16-62
\end{tabular}} & \multicolumn{2}{|c|}{pr-and-writers \({ }^{1}\)} & none \\
\hline & \multicolumn{2}{|c|}{pr-or-writers \({ }^{1}\)} & none \\
\hline & ```
pr-unc-writers-fp \({ }^{1}\)
pr-unc-writers-int \({ }^{1}\),
pr-norm-writers-fp \({ }^{1}\),
pr-norm-writers-int \({ }^{1}\),
    pr-and-writers \({ }^{1}\),
mov-to-PR-allreg \({ }^{7}\),
mov-to-PR-rotreg
``` & ```
pr-unc-writers-fp \({ }^{1}\),
pr-unc-writers-int \({ }^{1}\),
pr-norm-writers-fp \({ }^{1}\),
pr-norm-writers-int \({ }^{1}\),
    pr-or-writers \({ }^{1}\),
mov-to-PR-allreg \({ }^{7}\),
mov-to-PR-rotreg
``` & impliedF \\
\hline \multirow[t]{3}{*}{PR63} & \multicolumn{2}{|c|}{pr-and-writers \({ }^{1}\)} & none \\
\hline & \multicolumn{2}{|c|}{pr-or-writers \({ }^{1}\)} & none \\
\hline & mod-sched-brs, pr-unc-writers-fp \({ }^{1}\) pr-unc-writers-int \({ }^{1}\), pr-norm-writers-fp \({ }^{1}\), pr-norm-writers-int \({ }^{1}\), pr-and-writers \({ }^{1}\), mov-to-PR-allreg \({ }^{7}\), mov-to-PR-rotreg & mod-sched-brs, pr-unc-writers-fp \({ }^{1}\), pr-unc-writers-int \({ }^{1}\), pr-norm-writers-fp \({ }^{1}\), pr-norm-writers-int \({ }^{1}\), pr-or-writers \({ }^{1}\), mov-to-PR-allreg \({ }^{7}\), mov-to-PR-rotreg & impliedF \\
\hline PSR.ac & \multicolumn{2}{|l|}{user-mask-writers-partial \({ }^{7}\), mov-to-PSR-um, sys-mask-writers-partial \({ }^{7}\), mov-to-PSR-I, rfi} & impliedF \\
\hline PSR.be & \multicolumn{2}{|l|}{user-mask-writers-partial \({ }^{7}\), mov-to-PSR-um, sys-mask-writers-partial \({ }^{7}\), mov-to-PSR-I, rfi} & impliedF \\
\hline PSR.bn & \multicolumn{2}{|c|}{bsw, rfi} & impliedF \\
\hline PSR.cpl & \multicolumn{2}{|c|}{epc, br.ret, rfi} & impliedF \\
\hline PSR.da & \multicolumn{2}{|c|}{rfi} & impliedF \\
\hline PSR.db & \multicolumn{2}{|c|}{mov-to-PSR-I, rfi} & impliedF \\
\hline PSR.dd & \multicolumn{2}{|c|}{rfi} & impliedF \\
\hline PSR.dfh & \multicolumn{2}{|l|}{sys-mask-writers-partial \({ }^{7}\), mov-to-PSR-I, rfi} & impliedF \\
\hline PSR.dfl & \multicolumn{2}{|l|}{sys-mask-writers-partial \({ }^{7}\), mov-to-PSR-I, rfi} & impliedF \\
\hline PSR.di & \multicolumn{2}{|l|}{sys-mask-writers-partial \({ }^{7}\), mov-to-PSR-I, rfi} & impliedF \\
\hline PSR.dt & \multicolumn{2}{|l|}{sys-mask-writers-partial \({ }^{7}\), mov-to-PSR-I, rfi} & impliedF \\
\hline PSR.ed & \multicolumn{2}{|c|}{rfi} & impliedF \\
\hline PSR.i & \multicolumn{2}{|l|}{sys-mask-writers-partial \({ }^{7}\), mov-to-PSR-I, rfi} & impliedF \\
\hline PSR.ia & \multicolumn{2}{|c|}{rfi} & impliedF \\
\hline PSR.ic & \multicolumn{2}{|l|}{sys-mask-writers-partial \({ }^{7}\), mov-to-PSR-I, rfi} & impliedF \\
\hline PSR.id & \multicolumn{2}{|c|}{rfi} & impliedF \\
\hline PSR.is & \multicolumn{2}{|c|}{br.ia, rfi} & impliedF \\
\hline PSR.it & \multicolumn{2}{|c|}{rfi} & impliedF \\
\hline PSR.Ip & \multicolumn{2}{|c|}{mov-to-PSR-I, rfi} & impliedF \\
\hline PSR.mc & \multicolumn{2}{|c|}{rfi} & impliedF \\
\hline
\end{tabular}

Table 5-3. WAW Dependencies Organized by Resource (Continued)
\begin{tabular}{|c|c|c|c|}
\hline Resource Name & \multicolumn{2}{|c|}{Writers} & Semantics of Dependency \\
\hline \multirow[t]{2}{*}{PSR.mfh} & \multicolumn{2}{|c|}{fr-writers \({ }^{9}\)} & none \\
\hline & user-mask-writers-partial \({ }^{7}\), mov-to-PSR-um, fr-writers \({ }^{9}\), sys-mask-writers-partial \({ }^{7}\), mov-to-PSR-I, rfi & user-mask-writers-partial \({ }^{7}\), mov-to-PSR-um, sys-mask-writers-partial \({ }^{7}\), mov-to-PSR-I, rfi & impliedF \\
\hline \multirow[t]{2}{*}{PSR.mfl} & \multicolumn{2}{|c|}{fr-writers \({ }^{9}\)} & none \\
\hline & user-mask-writers-partial \({ }^{7}\), mov-to-PSR-um, fr-writers \({ }^{9}\), sys-mask-writers-partial \({ }^{7}\), mov-to-PSR-I, rfi & user-mask-writers-partial \({ }^{7}\), mov-to-PSR-um, sys-mask-writers-partial \({ }^{7}\), mov-to-PSR-I, rfi & impliedF \\
\hline PSR.pk & \multicolumn{2}{|l|}{sys-mask-writers-partial \({ }^{7}\), mov-to-PSR-I, rfi} & impliedF \\
\hline PSR.pp & \multicolumn{2}{|l|}{sys-mask-writers-partial \({ }^{7}\), mov-to-PSR-I, rfi} & impliedF \\
\hline PSR.ri & \multicolumn{2}{|c|}{rfi} & impliedF \\
\hline PSR.rt & \multicolumn{2}{|c|}{mov-to-PSR-I, rfi} & impliedF \\
\hline PSR.si & \multicolumn{2}{|l|}{sys-mask-writers-partial \({ }^{7}\), mov-to-PSR-I, rfi} & impliedF \\
\hline PSR.sp & \multicolumn{2}{|l|}{sys-mask-writers-partial \({ }^{7}\), mov-to-PSR-I, rfi} & impliedF \\
\hline PSR.ss & \multicolumn{2}{|c|}{rfi} & impliedF \\
\hline PSR.tb & \multicolumn{2}{|c|}{mov-to-PSR-I, rfi} & impliedF \\
\hline PSR.up & \multicolumn{2}{|l|}{user-mask-writers-partial \({ }^{7}\), mov-to-PSR-um, sys-mask-writers-partial \({ }^{7}\), mov-to-PSR-I, rfi} & impliedF \\
\hline PSR.vm & \multicolumn{2}{|c|}{rfi, vmsw} & impliedF \\
\hline RR\# & \multicolumn{2}{|c|}{mov-to-IND-RR \({ }^{6}\)} & impliedF \\
\hline RSE & \multicolumn{2}{|c|}{rse-writers \({ }^{14}\)} & impliedF \\
\hline
\end{tabular}

\subsection*{5.3.4 WAR Dependency Table}

A general rule specific to the WAR table:
1. WAR dependencies are always allowed within instruction groups except for the entry in Table 5-4 below. The readers and subsequent writers specified must be separated by a stop in order to have defined behavior.

Table 5-4. WAR Dependencies Organized by Resource
\begin{tabular}{|l|l|l|l|}
\hline \multicolumn{1}{|c|}{ Resource Name } & \multicolumn{1}{|c|}{ Readers } & Writers & Semantics of Dependency \\
\hline PR63 & pr-readers-br
\end{tabular}

\subsection*{5.3.5 Listing of Rules Referenced in Dependency Tables}

The following rules restrict the specific instances in which some of the instructions in the tables cause a dependency and must be applied where referenced to correctly interpret those entries. Rules only apply to the instance of the instruction class, or instruction mnemonic prefix where the rule is referenced as a superscript. If the rule is referenced in Table 5-5 where instruction classes are defined, then it applies to all instances of the instruction class.

Rule 1. These instructions only write a register when that register's number is explicitly encoded as a target of the instruction and is only read when it is encoded as a source of the instruction (or encoded as its PR[qp]).

Rule 2. These instructions only read CFM when they access a rotating GR, FR, or PR. mov-to-PR and mov-from-PR only access CFM when their qualifying predicate is in the rotating region.

Rule 3. These instructions use a general register value to determine the specific indirect register accessed. These instructions only access the register resource specified by the value in bits \(\{7: 0\}\) of the dynamic value of the index register.

Rule 4. These instructions only read the given resource when bits \(\{7: 0\}\) of the indirect index register value does not match the register number of the resource.

Rule 5. All rules are implementation specific.
Rule 6. There is a dependency only when both the index specified by the reader and the index specified by the writer have the same value in bits \(\{63: 61\}\).

Rule 7. These instructions access the specified resource only when the corresponding mask bit is set.

Rule 8. PSR.dfh is only read when these instructions reference FR32-127. PSR.dfl is only read when these instructions reference FR2-31.

Rule 9. PSR.mfl is only written when these instructions write FR2-31. PSR.mfh is only written when these instructions write FR32-127.

Rule 10.The PSR.bn bit is only accessed when one of GR16-31 is specified in the instruction.

Rule 11.The target predicates are written independently of PR[qp], but source registers are only read if \(P R[q p]\) is true.

Rule 12.This instruction only reads the specified predicate register when that register is the PR[qp].

Rule 13.This reference to Id-c only applies to the GR whose value is loaded with data returned from memory, not the post-incremented address register. Thus, a stop is still required between a post-incrementing Id-c and a consumer that reads the post-incremented GR.

Rule 14.The RSE resource includes implementation-specific internal state. At least one (and possibly more) of these resources are read by each instruction listed in the rse-readers class. At least one (and possibly more) of these resources are written by each instruction listed in the rse-writers class. To determine exactly which instructions read or write each individual resource, see the corresponding instruction pages.

Rule 15.This class represents all instructions marked as Reserved if \(P R[q p]\) is 1 B-type instructions as described in "Format Summary" on page 3:294.

Rule 16.This class represents all instructions marked as Reserved if \(\operatorname{PR}[q p]\) is 1 instructions as described in "Format Summary" on page 3:294.

Rule 17.CR[TPR] has a RAW dependency only between mov-to-CR-TPR and mov-to-PSR-I or ssm instructions that set PSR.i, PSR.pp or PSR.up.

\subsection*{5.4 Support Tables}

Table 5-5. Instruction Classes
\begin{tabular}{|c|c|}
\hline Class & Events/Instructions \\
\hline all & predicatable-instructions, unpredicatable-instructions \\
\hline branches & indirect-brs, ip-rel-brs \\
\hline cfm-readers & fr-readers, fr-writers, gr-readers, gr-writers, mod-sched-brs, predicatable-instructions, pr-writers, alloc, br.call, brl.call, br.ret, cover, loadrs, ffi, chk-a, invala.e \\
\hline chk-a & chk.a.clr, chk.a.nc \\
\hline cmpxchg & cmpxchg1, cmpxchg2, cmpxchg4, cmpxchg8, cmp8xchg16 \\
\hline czx & czx1, czx2 \\
\hline fcmp-s0 & fcmp[Field(sf)==s0] \\
\hline fcmp-s1 & \(\mathrm{fcmp}[\) Field(sf)==s1] \\
\hline fcmp-s2 & fcmp[Field(sf)==s2] \\
\hline fcmp-s3 & fcmp[Field(sf)==s3] \\
\hline fetchadd & fetchadd4, fetchadd8 \\
\hline fp-arith & fadd, famax, famin, fcvt.fx, fcvt.fxu, fcvt.xuf, fma, fmax, fmin, fmpy, fms, fnma, fnmpy, fnorm, fpamax, fpamin, fpcvt.fx, fpcvt.fxu, fpma, fpmax, fpmin, fpmpy, fpms, fpnma, fpnmpy, fprcpa, fprsqrta, frcpa, frsqrta, fsub \\
\hline fp -arith-s0 & \(\mathrm{fp}-\mathrm{arith}[\) Field(sf)==s0] \\
\hline fp -arith-s1 & fp-arith[Field(sf)==s1] \\
\hline fp -arith-s2 & \(\mathrm{fp}-\mathrm{arith}[\) Field(sf)=\(=\) s2] \\
\hline fp -arith-s3 & fp-arith[Field(sf)==s3] \\
\hline fp-non-arith & fabs, fand, fandcm, fclass, fcvt.xf, fmerge, fmix, fneg, fnegabs, for, fpabs, fpmerge, fpack, fpneg, fpnegabs, fselect, fswap, fsxt, fxor, xma, xmpy \\
\hline fpcmp-s0 & \(\mathrm{fpcmp}[\) [Field(sf)==s0] \\
\hline fpcmp-s1 & \(\mathrm{fpcmp}[\) [ield(sf)==s1] \\
\hline fpcmp-s2 & \(\mathrm{fpcmp}[\) Field(sf)==s2] \\
\hline fpcmp-s3 & fpcmp[Field(sf)==s3] \\
\hline fr-readers & fp-arith, fp-non-arith, mem-writers-fp, pr-writers-fp, chk.s[Format in \{M21\}], getf \\
\hline fr-writers & fp -arith, fp-non-arithlfclass, mem-readers-fp, setf \\
\hline gr-readers & gr-readers-writers, mem-readers, mem-writers, chk.s, cmp, cmp4, fc, itc.i, itc.d, itr.i, itr.d, mov-to-AR-gr, mov-to-BR, mov-to-CR, mov-to-IND, mov-from-IND, mov-to-PR-allreg, mov-to-PSR-I, mov-to-PSR-um, probe-all, ptc.e, ptc.g, ptc.ga, ptc.l, ptri, ptr.d, setf, tbit, tnat \\
\hline gr-readers-writers & mov-from-IND, add, addl, addp4, adds, and, andcm, clz, czx, depldep[Format in \{113\}], extr, mem-readers-int, Id-all-postinc, Ifetch-postinc, mix, mux, or, pack, padd, pavg, pavgsub, pcmp, pmax, pmin, pmpy, pmpyshr, popent, probe-regular, psad, pshl, pshladd, pshr, pshradd, psub, shl, shladd, shladdp4, shr, shrp, st-postinc, sub, sxt, tak, thash, tpa, ttag, unpack, xor, zxt \\
\hline gr-writers & alloc, dep, getf, gr-readers-writers, mem-readers-int, mov-from-AR, mov-from-BR, mov-from-CR, mov-from-PR, mov-from-PSR, mov-from-PSR-um, mov-ip, movl \\
\hline indirect-brp & brp[Format in \(\{\mathrm{B7} 7\) ] \\
\hline indirect-brs & br.call[Format in \{B5\}], br.cond[Format in \{B4\}], br.ia, br.ret \\
\hline invala-all & invala[Format in \{M24\}], invala.e \\
\hline ip-rel-brs & mod-sched-brs, br.call[Format in \{B3\}], brl.call, brl.cond, br.cond[Format in \{B1\}], br.cloop \\
\hline Id & Id1, Id2, Id4, Id8, Id8.fill, Id16 \\
\hline Id-a & Id1.a, Id2.a, Id4.a, Id8.a \\
\hline
\end{tabular}

Table 5-5. Instruction Classes (Continued)
\begin{tabular}{|c|c|}
\hline Class & Events/Instructions \\
\hline Id-all-postinc & \(\mathbf{I d}[F\) ormat in \{M2 M3\}], Idfp[Format in \{M12\}], Idf[Format in \{M7 M8\}] \\
\hline Id-c & Id-c-nc, Id-c-clr \\
\hline Id-c-clr & Id1.c.clr, Id2.c.clr, Id4.c.clr, Id8.c.clr, Id-c-clr-acq \\
\hline Id-c-clr-acq & Id1.c.clr.acq, Id2.c.clr.acq, Id4.c.clr.acq, Id8.c.clr.acq \\
\hline Id-c-nc & Id1.c.nc, Id2.c.nc, Id4.c.nc, Id8.c.nc \\
\hline Id-s & Id1.s, Id2.s, Id4.s, Id8.s \\
\hline Id-sa & Id1.sa, Id2.sa, Id4.sa, Id8.sa \\
\hline Idf & Idfs, Idfd, Idfe, Idf8, Idf.fill \\
\hline Idf-a & Idfs.a, Idfd.a, Idfe.a, Idf8.a \\
\hline Idf-c & Idf-c-nc, Idf-c-clr \\
\hline Idf-c-clr & Idfs.c.clr, Idfd.c.clr, Idfe.c.clr, Idf8.c.clr \\
\hline Idf-c-nc & Idfs.c.nc, Idfd.c.nc, Idfe.c.nc, Idf8.c.nc \\
\hline Idf-s & Idfs.s, Idfd.s, Idfe.s, Idf8.s \\
\hline Idf-sa & Idfs.sa, Idfd.sa, Idfe.sa, Idf8.sa \\
\hline Idfp & Idfps, Idfpd, Idfp8 \\
\hline Idfp-a & Idfps.a, Idfpd.a, Idfp8.a \\
\hline Idfp-c & Idfp-c-nc, Idfp-c-clr \\
\hline Idfp-c-clr & Idfps.c.clr, Idfpd.c.clr, Idfp8.c.clr \\
\hline Idfp-c-nc & Idfps.c.nc, Idfpd.c.nc, Idfp8.c.nc \\
\hline Idfp-s & Idfps.s, Idfpd.s, Idfp8.s \\
\hline Idfp-sa & Idfps.sa, Idfpd.sa, Idfp8.sa \\
\hline Ifetch-all & Ifetch \\
\hline Ifetch-fault & Ifetch[Field(Iftype)==fault] \\
\hline Ifetch-nofault & Ifetch[Field(Iftype)==] \\
\hline Ifetch-postinc & Ifetch[Format in \{M20 M22\}] \\
\hline mem-readers & mem-readers-fp, mem-readers-int \\
\hline mem-readers-alat & Id-a, Idf-a, Idfp-a, Id-sa, Idf-sa, Idfp-sa, Id-c, Idf-c, Idfp-c \\
\hline mem-readers-fp & Idf, Idfp \\
\hline mem-readers-int & cmpxchg, fetchadd, xchg, Id \\
\hline mem-readers-spec & Id-s, Id-sa, Idf-s, Idf-sa, Idfp-s, Idfp-sa \\
\hline mem-writers & mem-writers-fp, mem-writers-int \\
\hline mem-writers-fp & stf \\
\hline mem-writers-int & cmpxchg, fetchadd, xchg, st \\
\hline mix & mix1, mix2, mix4 \\
\hline mod-sched-brs & br.cexit, br.ctop, br.wexit, br.wtop \\
\hline mod-sched-brs-counted & br.cexit, br.cloop, br.ctop \\
\hline mov-from-AR & mov-from-AR-M, mov-from-AR-I, mov-from-AR-IM \\
\hline mov-from-AR-BSP & mov-from-AR-M[Field(ar3) == BSP] \\
\hline mov-from-AR-BSPSTORE & mov-from-AR-M[Field(ar3) == BSPSTORE] \\
\hline mov-from-AR-CCV & mov-from-AR-M[Field(ar3) == CCV] \\
\hline mov-from-AR-CFLG & mov-from-AR-M[Field(ar3) == CFLG] \\
\hline mov-from-AR-CSD & mov-from-AR-M[Field(ar3) == CSD] \\
\hline mov-from-AR-EC & mov-from-AR-I[Field(ar3) == EC] \\
\hline mov-from-AR-EFLAG & mov-from-AR-M[Field(ar3) == EFLAG] \\
\hline mov-from-AR-FCR & mov-from-AR-M[Field(ar3) == FCR] \\
\hline
\end{tabular}

Table 5-5. Instruction Classes (Continued)
\begin{tabular}{|c|c|}
\hline Class & Events/Instructions \\
\hline mov-from-AR-FDR & mov-from-AR-M[Field(ar3) == FDR] \\
\hline mov-from-AR-FIR & mov-from-AR-M[Field(ar3) == FIR] \\
\hline mov-from-AR-FPSR & mov-from-AR-M[Field(ar3) == FPSR] \\
\hline mov-from-AR-FSR & mov-from-AR-M[Field(ar3) == FSR] \\
\hline mov-from-AR-I & mov_ar[Format in \{l28\}] \\
\hline mov-from-AR-ig & mov-from-AR-IM[Field(ar3) in \{48-63 112-127\}] \\
\hline mov-from-AR-IM & mov_ar[Format in \{128 M31\}] \\
\hline mov-from-AR-ITC & mov-from-AR-M[Field(ar3) == ITC] \\
\hline mov-from-AR-K & mov-from-AR-M[Field(ar3) in \{K0 K1 K2 K3 K4 K5 K6 K7\}] \\
\hline mov-from-AR-LC & mov-from-AR-I[Field(ar3) == LC] \\
\hline mov-from-AR-M & mov_ar[Format in \{M31\}] \\
\hline mov-from-AR-PFS & mov-from-AR-I[Field(ar3) == PFS] \\
\hline mov-from-AR-RNAT & mov-from-AR-M[Field(ar3) == RNAT] \\
\hline mov-from-AR-RSC & mov-from-AR-M[Field(ar3) == RSC] \\
\hline mov-from-AR-RUC & mov-from-AR-M[Field(ar3) == RUC] \\
\hline mov-from-AR-rv & none \\
\hline mov-from-AR-SSD & mov-from-AR-M[Field(ar3) == SSD] \\
\hline mov-from-AR-UNAT & mov-from-AR-M[Field(ar3) == UNAT] \\
\hline mov-from-BR & mov_br[Format in \{122\}] \\
\hline mov-from-CR & mov_cr[Format in \{M33\}] \\
\hline mov-from-CR-CMCV & mov-from-CR[Field(cr3) == CMCV] \\
\hline mov-from-CR-DCR & mov-from-CR[Field(cr3) == DCR] \\
\hline mov-from-CR-EOI & mov-from-CR[Field(cr3) == EOI] \\
\hline mov-from-CR-IFA & mov-from-CR[Field(cr3) == IFA] \\
\hline mov-from-CR-IFS & mov-from-CR[Field(cr3) == IFS] \\
\hline mov-from-CR-IHA & mov-from-CR[Field(cr3) == IHA] \\
\hline mov-from-CR-IIB & mov-from-CR[Field(cr3) in \{IIB0 IIB1\}] \\
\hline mov-from-CR-IIM & mov-from-CR[Field(cr3) == IIM] \\
\hline mov-from-CR-IIP & mov-from-CR[Field(cr3) == IIP] \\
\hline mov-from-CR-IIPA & mov-from-CR[Field(cr3) \(==\) IIPA] \\
\hline mov-from-CR-IPSR & mov-from-CR[Field(cr3) == IPSR] \\
\hline mov-from-CR-IRR & mov-from-CR[Field(cr3) in \{IRR0 IRR1 IRR2 IRR3\}] \\
\hline mov-from-CR-ISR & mov-from-CR[Field(cr3) == ISR] \\
\hline mov-from-CR-ITIR & mov-from-CR[Field(cr3) == ITIR] \\
\hline mov-from-CR-ITM & mov-from-CR[Field(cr3) \(==\) ITM] \\
\hline mov-from-CR-ITO & mov-from-CR[Field(cr3) == ITO] \\
\hline mov-from-CR-ITV & mov-from-CR[Field(cr3) == ITV] \\
\hline mov-from-CR-IVA & mov-from-CR[Field(cr3) == IVA] \\
\hline mov-from-CR-IVR & mov-from-CR[Field(cr3) == IVR] \\
\hline mov-from-CR-LID & mov-from-CR[Field(cr3) == LID] \\
\hline mov-from-CR-LRR & mov-from-CR[Field(cr3) in \{LRR0 LRR1\}] \\
\hline mov-from-CR-PMV & mov-from-CR[Field(cr3) == PMV] \\
\hline mov-from-CR-PTA & mov-from-CR[Field(cr3) == PTA] \\
\hline mov-from-CR-rv & none \\
\hline mov-from-CR-TPR & mov-from-CR[Field(cr3) == TPR] \\
\hline
\end{tabular}

Table 5-5. Instruction Classes (Continued)
\begin{tabular}{|c|c|}
\hline Class & Events/Instructions \\
\hline mov-from-IND & mov_indirect[Format in \{M43\}] \\
\hline mov-from-IND-CPUID & mov-from-IND[Field(ireg) == cpuid] \\
\hline mov-from-IND-DBR & mov-from-IND[Field(ireg) == dbr] \\
\hline mov-from-IND-IBR & mov-from-IND[Field(ireg) == ibr] \\
\hline mov-from-IND-PKR & mov-from-IND[Field(ireg) == pkr] \\
\hline mov-from-IND-PMC & mov-from-IND[Field(ireg) == pmc] \\
\hline mov-from-IND-PMD & mov-from-IND[Field(ireg) == pmd] \\
\hline mov-from-IND-priv & mov-from-IND[Field(ireg) in \{dbr ibr pkr pmc rr\}] \\
\hline mov-from-IND-RR & mov-from-IND[Field(ireg) == rr] \\
\hline mov-from-interruption-CR & mov-from-CR-ITIR, mov-from-CR-IFS, mov-from-CR-IIB, mov-from-CR-IIM, mov-from-CR-IIP, mov-from-CR-IPSR, mov-from-CR-ISR, mov-from-CR-IFA, mov-from-CR-IHA, mov-from-CR-IIPA \\
\hline mov-from-PR & mov_pr[Format in \{l25\}] \\
\hline mov-from-PSR & mov_psr[Format in \{M36\}] \\
\hline mov-from-PSR-um & mov_um[Format in \{M36\}] \\
\hline mov-ip & mov_ip[Format in \{I25\}] \\
\hline mov-to-AR & mov-to-AR-M, mov-to-AR-I \\
\hline mov-to-AR-BSP & mov-to-AR-M[Field(ar3) == BSP] \\
\hline mov-to-AR-BSPSTORE & mov-to-AR-M[Field(ar3) == BSPSTORE] \\
\hline mov-to-AR-CCV & mov-to-AR-M[Field(ar3) == CCV] \\
\hline mov-to-AR-CFLG & mov-to-AR-M[Field(ar3) == CFLG] \\
\hline mov-to-AR-CSD & mov-to-AR-M[Field(ar3) == CSD] \\
\hline mov-to-AR-EC & mov-to-AR-I[Field(ar3) == EC] \\
\hline mov-to-AR-EFLAG & mov-to-AR-M[Field(ar3) == EFLAG] \\
\hline mov-to-AR-FCR & mov-to-AR-M[Field(ar3) == FCR] \\
\hline mov-to-AR-FDR & mov-to-AR-M[Field (ar3) == FDR] \\
\hline mov-to-AR-FIR & mov-to-AR-M[Field(ar3) == FIR] \\
\hline mov-to-AR-FPSR & mov-to-AR-M[Field(ar3) == FPSR] \\
\hline mov-to-AR-FSR & mov-to-AR-M[Field(ar3) == FSR] \\
\hline mov-to-AR-gr & mov-to-AR-M[Format in \{M29\}], mov-to-AR-I[Format in \{I26\}] \\
\hline mov-to-AR-I & mov_ar[Format in \{I26 I27\}] \\
\hline mov-to-AR-ig & mov-to-AR-IM[Field(ar3) in \{48-63 112-127\}] \\
\hline mov-to-AR-IM & mov_ar[Format in \{l26 I27 M29 M30\}] \\
\hline mov-to-AR-ITC & mov-to-AR-M[Field(ar3) == ITC] \\
\hline mov-to-AR-K & mov-to-AR-M[Field(ar3) in \{K0 K1 K2 K3 K4 K5 K6 K7\}] \\
\hline mov-to-AR-LC & mov-to-AR-I[Field(ar3) == LC] \\
\hline mov-to-AR-M & mov_ar[Format in \{M29 M30\}] \\
\hline mov-to-AR-PFS & mov-to-AR-I[Field(ar3) == PFS] \\
\hline mov-to-AR-RNAT & mov-to-AR-M[Field(ar3) == RNAT] \\
\hline mov-to-AR-RSC & mov-to-AR-M[Field(ar3) == RSC] \\
\hline mov-to-AR-RUC & mov-to-AR-M[Field(ar3) == RUC] \\
\hline mov-to-AR-SSD & mov-to-AR-M[Field(ar3) == SSD] \\
\hline mov-to-AR-UNAT & mov-to-AR-M[Field(ar3) == UNAT] \\
\hline mov-to-BR & mov_br[Format in \{l21\}] \\
\hline mov-to-CR & mov_cr[Format in \{M32\}] \\
\hline mov-to-CR-CMCV & mov-to-CR[Field(cr3) == CMCV] \\
\hline
\end{tabular}

Table 5-5. Instruction Classes (Continued)
\begin{tabular}{|c|c|}
\hline Class & Events/Instructions \\
\hline mov-to-CR-DCR & mov-to-CR[Field(cr3) == DCR] \\
\hline mov-to-CR-EOI & mov-to-CR[Field(cr3) \(==\) EOI] \\
\hline mov-to-CR-IFA & mov-to-CR[Field(cr3) == IFA] \\
\hline mov-to-CR-IFS & mov-to-CR[Field(cr3) == IFS] \\
\hline mov-to-CR-IHA & mov-to-CR[Field(cr3) \(==\) IHA] \\
\hline mov-to-CR-IIB & mov-to-CR[Field(cr3) in \{IIB0 IIB1\}] \\
\hline mov-to-CR-IIM & mov-to-CR[Field(cr3) == IIM] \\
\hline mov-to-CR-IIP & mov-to-CR[Field(cr3) == IIP] \\
\hline mov-to-CR-IIPA & mov-to-CR[Field(cr3) == IIPA] \\
\hline mov-to-CR-IPSR & mov-to-CR[Field(cr3) == IPSR] \\
\hline mov-to-CR-IRR & mov-to-CR[Field(cr3) in \{IRR0 IRR1 IRR2 IRR3\}] \\
\hline mov-to-CR-ISR & mov-to-CR[Field(cr3) \(==\) ISR] \\
\hline mov-to-CR-ITIR & mov-to-CR[Field(cr3) == ITIR] \\
\hline mov-to-CR-ITM & mov-to-CR[Field(cr3) \(==\) ITM] \\
\hline mov-to-CR-ITO & mov-to-CR[Field(cr3) == ITO] \\
\hline mov-to-CR-ITV & mov-to-CR[Field(cr3) == ITV] \\
\hline mov-to-CR-IVA & mov-to-CR[Field(cr3) == IVA] \\
\hline mov-to-CR-IVR & mov-to-CR[Field(cr3) \(==\) IVR] \\
\hline mov-to-CR-LID & mov-to-CR[Field(cr3) == LID] \\
\hline mov-to-CR-LRR & mov-to-CR[Field(cr3) in \{LRR0 LRR1\}] \\
\hline mov-to-CR-PMV & mov-to-CR[Field(cr3) == PMV] \\
\hline mov-to-CR-PTA & mov-to-CR[Field(cr3) \(==\) PTA] \\
\hline mov-to-CR-TPR & mov-to-CR[Field(cr3) == TPR] \\
\hline mov-to-IND & mov_indirect[Format in \{M42\}] \\
\hline mov-to-IND-CPUID & mov-to-IND[Field(ireg) == cpuid] \\
\hline mov-to-IND-DBR & mov-to-IND[Field(ireg) == dbr] \\
\hline mov-to-IND-IBR & mov-to-IND[Field(ireg) \(==\) ibr] \\
\hline mov-to-IND-PKR & mov-to-IND[Field(ireg) \(==\) pkr] \\
\hline mov-to-IND-PMC & mov-to-IND[Field(ireg) \(==\) pmc] \\
\hline mov-to-IND-PMD & mov-to-IND[Field(ireg) == pmd] \\
\hline mov-to-IND-priv & mov-to-IND \\
\hline mov-to-IND-RR & mov-to-IND[Field(ireg) == rr] \\
\hline mov-to-interruption-CR & mov-to-CR-ITIR, mov-to-CR-IFS, mov-to-CR-IIB, mov-to-CR-IIM, mov-to-CR-IIP, mov-to-CR-IPSR, mov-to-CR-ISR, mov-to-CR-IFA, mov-to-CR-IHA, mov-to-CR-IIPA \\
\hline mov-to-PR & mov-to-PR-allreg, mov-to-PR-rotreg \\
\hline mov-to-PR-allreg & mov_pr[Format in \{123\}] \\
\hline mov-to-PR-rotreg & mov_pr[Format in \{124\}] \\
\hline mov-to-PSR-I & mov_psr[Format in \{M35\}] \\
\hline mov-to-PSR-um & mov_um[Format in \{M35\}] \\
\hline mux & mux1, mux2 \\
\hline non-access & fc, Ifetch, probe-all, tpa, tak \\
\hline none & - \\
\hline pack & pack2, pack4 \\
\hline padd & padd1, padd2, padd4 \\
\hline pavg & pavg1, pavg2 \\
\hline
\end{tabular}

Table 5-5. Instruction Classes (Continued)
\begin{tabular}{|c|c|}
\hline Class & Events/Instructions \\
\hline pavgsub & pavgsub1, pavgsub2 \\
\hline pcmp & pcmp1, pcmp2, pcmp4 \\
\hline pmax & pmax1, pmax2 \\
\hline pmin & pmin1, pmin2 \\
\hline pmpy & pmpy2 \\
\hline pmpyshr & pmpyshr2 \\
\hline pr-and-writers & pr-gen-writers-int[Field(ctype) in \{and andcm\}], pr-gen-writers-int[Field(ctype) in \{or.andcm and.orcm\}] \\
\hline pr-gen-writers-fp & fclass, fcmp \\
\hline pr-gen-writers-int & cmp, cmp4, tbit, tf, tnat \\
\hline pr-norm-writers-fp & pr-gen-writers-fp[Field(ctype)==] \\
\hline pr-norm-writers-int & pr-gen-writers-int[Field(ctype)==] \\
\hline pr-or-writers & \begin{tabular}{l}
pr-gen-writers-int[Field(ctype) in \{or orcm\}], \\
pr-gen-writers-int[Field(ctype) in \{or.andcm and.orcm\}]
\end{tabular} \\
\hline pr-readers-br & br.call, br.cond, brl.call, brl.cond, br.ret, br.wexit, br.wtop, break.b, hint.b, nop.b, ReservedBQP \\
\hline pr-readers-nobr-nomovpr & add, addl, addp4, adds, and, andcm, break.f, break.i, break.m, break.x, chk.s, chk-a, cmp, cmp4, cmpxchg, clz, czx, dep, extr, fp-arith, fp-non-arith, fc, fchkf, fclrf, fcmp, fetchadd, fpcmp, fsetc, fwb, getf, hint.f, hint.i, hint.m, hint.x, invala-all, itc.i, itc.d, itr.i, itr.d, Id, Idf, Idfp, Ifetch-all, mf, mix, mov-from-AR-M, mov-from-AR-IM, mov-from-AR-I, mov-to-AR-M, mov-to-AR-I, mov-to-AR-IM, mov-to-BR, mov-from-BR, mov-to-CR, mov-from-CR, mov-to-IND, mov-from-IND, mov-ip, mov-to-PSR-I, mov-to-PSR-um, mov-from-PSR, mov-from-PSR-um, movl, mux, nop.f, nop.i, nop.m, nop.x, or, pack, padd, pavg, pavgsub, pcmp, pmax, pmin, pmpy, pmpyshr, popent, probe-all, psad, pshl, pshladd, pshr, pshradd, psub, ptc.e, ptc.g, ptc.ga, ptc.l, ptr.d, ptrii, ReservedQP, rsm, setf, shl, shladd, shladdp4, shr, shrp, srlz.i, srlz.d, ssm, st, stf, sub, sum, sxt, sync, tak, tbit, tf, thash, tnat, tpa, ttag, unpack, xchg, xma, xmpy, xor, zxt \\
\hline pr-unc-writers-fp & pr-gen-writers-fp[Field(ctype)==unc] \({ }^{11}\), fprcpa \({ }^{11}\), fprsqrta \({ }^{11}\), frcpa \({ }^{11}\), frsqrta \({ }^{11}\) \\
\hline pr-unc-writers-int & pr-gen-writers-int[Field(ctype)==unc] \({ }^{11}\) \\
\hline pr-writers & pr-writers-int, pr-writers-fp \\
\hline pr-writers-fp & pr-norm-writers-fp, pr-unc-writers-fp \\
\hline pr-writers-int & pr-norm-writers-int, pr-unc-writers-int, pr-and-writers, pr-or-writers \\
\hline predicatable-instructions & mov-from-PR, mov-to-PR, pr-readers-br, pr-readers-nobr-nomovpr \\
\hline priv-ops & mov-to-IND-priv, bsw, itc.i, itc.d, itr.i, itr.d, mov-to-CR, mov-from-CR, mov-to-PSR-I, mov-from-PSR, mov-from-IND-priv, ptc.e, ptc.g, ptc.ga, ptc.l, ptri.i, ptr.d, rfi, rsm, ssm, tak, tpa, vmsw \\
\hline probe-all & probe-fault, probe-regular \\
\hline probe-fault & probe[Format in \{M40\}] \\
\hline probe-regular & probe[Format in \{M38 M39\}] \\
\hline psad & psad1 \\
\hline pshl & pshl2, pshl4 \\
\hline pshladd & pshladd2 \\
\hline pshr & pshr2, pshr4 \\
\hline pshradd & pshradd2 \\
\hline psub & psub1, psub2, psub4 \\
\hline ReservedBQP & -15 \\
\hline ReservedQP & -16 \\
\hline
\end{tabular}

Table 5-5. Instruction Classes (Continued)
\begin{tabular}{|l|l|}
\hline \multicolumn{1}{|c|}{ Class } & \multicolumn{1}{c|}{\(\quad\) Events/Instructions } \\
\hline rse-readers & \begin{tabular}{l} 
alloc, br.call, br.ia, br.ret, brl.call, cover, flushrs, loadrs, mov-from-AR-BSP, \\
mov-from-AR-BSPSTORE, mov-to-AR-BSPSTORE, mov-from-AR-RNAT, \\
mov-to-AR-RNAT, rfi
\end{tabular} \\
\hline rse-writers & alloc, br.call, br.ia, br.ret, brl.call, cover, flushrs, loadrs, mov-to-AR-BSPSTORE, rfi \\
\hline st & st1, st2, st4, st8, st8.spill, st16 \\
\hline st-postinc & stf[Format in \{M10\}], st[Format in \{M5\}] \\
\hline stf & stfs, stfd, stfe, stf8, stf.spill \\
\hline sxt & sxt1, sxt2, sxt4 \\
\hline sys-mask-writers-partial & rsm, ssm \\
\hline unpack & unpack1, unpack2, unpack4 \\
\hline unpredicatable-instructions & alloc, br.cloop, br.ctop, br.cexit, br.ia, brp, bsw, clrrrb, cover, epc, flushrs, loadrs, rfi, vmsw \\
\hline user-mask-writers-partial & rum, sum \\
\hline xchg & xchg1, xchg2, xchg4, xchg8 \\
\hline zxt & zxt1, zxt2, zxt4 \\
\hline
\end{tabular}

\section*{Index}

\section*{A}

AAA Instruction 4:21
AAD Instruction 4:22
AAM Instruction 4:23
AAS Instruction 4:24
Aborts 2:95, 2:538
ACPI 2:631
P-states 2:315, 2:637
Acquire Semantics 2:507
ADC Instruction 4:25, 4:26
ADD Instruction 4:27, 4:28
add Instruction 3:14
addp4 Instruction 3:15
ADDPS Instruction 4:486
Address Space Model 2:561
ADDSS Instruction 4:487
Advanced Load 1:153, 1:154
Advanced Load Address Table (ALAT) 1:64
Advanced Load Check 1:154
ALAT (Advanced Load Address Table) 1:64
Coherency 2:554
Data Speculation 1:17
alloc Instruction 3:16
AND Instruction 4:29, 4:30
and Instruction 3:18
andcm Instruction 3:19
ANDNPS Instruction 4:488
ANDPS Instruction 4:489
Application Architecture Guide 1:1
Application Memory Addressing Model 1:36
Application Register (AR) 1:23, 1:28, 1:140
AR (Application Register) 1:28, 1:140
Arithmetic Instructions 1:51
ARPL Instruction 4:31, 4:32

\section*{B}

Backing Store 2:133
Banked General Registers 2:42
Bit Field and Shift Instructions 1:52
Bit Strings 1:84
Boot Sequence 2:13
BOUND Instruction 4:33
BR (Branch Register) 1:26, 1:140
br Instruction 3:20
br.ia 1:112, 2:596
Branch Hints 1:78, 1:176
Branch Instructions 1:74, 1:145
Branch Register (BR) 1:19, 1:26, 1:140
break Instruction 2:556, 3:29
Break Instruction Fault 2:151
brl Instruction 3:30
brp Instruction 3:32
BSF Instruction 4:35
BSP (RSE Backing Store Pointer Register) 1:29
BSPSTORE (RSE Backing Store Pointer for Memory

Stores Register) 1:30
BSR Instruction 4:37
bsw Instruction 3:34
BSWAP Instruction 4:39
BT Instruction 4:40
BTC Instruction 4:42
BTR Instruction 4:44
BTS Instruction 4:46
Bundle Format 1:38
Bundles 1:38, 1:141
Byte Ordering 1:36

\section*{C}

CALL Instruction 4:48
CBW Instruction 4:57
CCV (Compare and Exchange Value Register) 1:30
CDQ Instruction 4:85
CFM (Current Frame Marker) 1:27
Character Strings 1:83
Check Code 1:161
Check Load 1:154
chk Instruction 3:35
CLC Instruction 4:59
CLD Instruction 4:60
CLI Instruction 4:61
clrrrb Instruction 3:37
CLTS Instruction 4:63
clz Instruction 3:38
CMC (Corrected Machine Check) 2:350
CMC Instruction 4:64
CMCV (Corrected Machine Check Vector) 2:126
CMP Instruction 4:69
cmp Instruction 3:39
cmp4 Instruction 3:43
CMPPS Instruction 4:490
CMPS Instruction 4:71
CMPSB Instruction 4:71
CMPSD Instruction 4:71
CMPSS Instruction 4:493
CMPSW Instruction 4:71
CMPXCHG Instruction 4:74
cmpxchg Instruction 2:508, 3:46
CMPXCHG8B Instruction 4:76
Coalescing Attribute 2:78
COMISS Instruction 4:496
Compare and Exchange Value Register (CCV) 1:30
Compare and Store Data Register (CSD) 1:30
Compare Types 1:55
Context Management 2:549
Context Switching 2:557
Operating System Kernel 2:558
User-Level 2:557
Control Dependencies 1:148
Control Registers 2:29
Control Speculation 1:16, 1:60, 1:142, 1:151,

1:155, 2:579
Control Speculative Load 1:156
Corrected Error 2:350
Corrected Machine Check Vector (CMCV) 2:126
cover Instruction 3:48
CPUID (Processor Identification Register) 1:34
CPUID Instruction 4:78
Cross-modifying Code 2:533
CSD (Compare and Store Data Register) 1:30
Current Frame Marker (CFM) 1:27
CVTPI2PS Instruction 4:498
CVTPS2PI Instruction 4:500
CVTSI2SS Instruction 4:502
CVTSS2SI Instruction 4:503
CVTTPS2PI Instruction 4:504
CVTTSS2SI Instruction 4:506
CWD Instruction 4:85
CWDE Instruction 4:57, 4:86
czx Instruction 3:49

\section*{D}

DAA Instruction 4:87
DAS Instruction 4:88
Data Arrangement 1:81
Data Breakpoint Register (DBR) 2:151, 2:152
Data Debug Faults 2:152
Data Dependencies 1:149, 1:150, 3:371
Data Poisoning 2:302
Data Prefetch Hint 1:148
Data Serialization 2:18
Data Speculation 1:17, 1:63, 1:143, 1:151, 2:579
Data Speculative Load 1:154
DBR (Data Breakpoint Register) 2:151, 2:152
DCR (Default Control Register) 2:31
Debugging 2:151
DEC Instruction 4:89
Default Control Register (DCR) 2:31
Dekker's Algorithm 2:529
dep Instruction 3:51
DIV Instruction 4:91
DIVPS Instruction 4:507
DIVSS Instruction 4:508

\section*{E}

EC (Epilog Count Register) 1:33
EFLAG (IA-32 EFLAG Register) 1:123
EMMS Instruction 4:400
End of External Interrupt Register (EOI) 2:124
Endian 1:36
ENTER Instruction 4:94
EOI (End of External Interrupt Register) 2:124
epc Instruction 2:555, 3:53
Epilog Count Register (EC) 1:33
Explicit Prefetch 1:70
External Controller Interrupts 2:96

External Interrupt 2:96, 2:538
External Interrupt Control Registers (CR64-81) 2:42
External Interrupt Request Registers (IRRO-3) 2:125
External Interrupt Vector Register (IVR) 2:123
External Task Priority Cycle (XTP) 2:130
External Task Priority Register (XTPR) 2:605
ExtINT (External Controller Interrupt) 2:96
extr Instruction 3:54

\section*{F}

F2XM1 Instruction 4:97
FABS Instruction 4:99
fabs Instruction 3:55
FADD Instruction 4:100
fadd Instruction 3:56
FADDP Instruction 4:100
famax Instruction 3:57
famin Instruction 3:58
fand Instruction 3:59
fandcm Instruction 3:60
Fatal Error 2:350
Fault Handlers 2:583
Faults 2:96, 2:537
FBLD Instruction 4:103
FBSTP Instruction 4:105
fc Instruction 3:61
fchkf Instruction 3:63
FCHS Instruction 4:108
fclass Instruction 3:64
FCLEX Instruction 4:109
fclrf Instruction 3:66
FCMOI Instruction 4:115
FCMOVcc Instruction 4:110
fcmp Instruction 3:67
FCOM Instruction 4:112
FCOMIP Instruction 4:115
FCOMP Instruction 4:112
FCOMPP Instruction 4:112
FCOS Instruction 4:118
FCR (IA-32 Floating-point Control Register) 1:126
fcvt Instruction
fcvt.fx 3:70
fcvt.xf 3:72
fcvt.xuf 3:73
FDECSTP Instruction 4:120
FDIV Instruction 4:121
FDIVP Instruction 4:121
FDIVR Instruction 4:124
FDIVRP Instruction 4:124
Fence Semantics 2:508
fetchadd Instruction 2:508, 3:74
FFREE Instruction 4:127
FIADD Instruction 4:100

FICOM Instruction 4:128
FICOMP Instruction 4:128
FIDIV Instruction 4:121
FIDIVR Instruction 4:124
FILD Instruction 4:130
FIMUL Instruction 4:145
FINCSTP Instruction 4:132
Firmware 1:7, 2:623
Firmware Address Space 2:283
Firmware Entrypoint 2:281, 2:350
Firmware Interface Table (FIT) 2:287
FIST Instruction 4:134
FISTP Instruction 4:134
FISUB Instruction 4:182, 4:183
FISUBR Instruction 4:185
FIT (Firmware Interface Table) 2:287
FLD Instruction 4:137
FLD1 Instruction 4:139
FLDCW Instruction 4:141
FLDENV Instruction 4:143
FLDL2E Instruction 4:139
FLDL2T Instruction 4:139
FLDLG2 Instruction 4:139
FLDLN2 Instruction 4:139
FLDPI Instruction 4:139
FLDZ Instruction 4:139
Floating-point Architecture 1:19, 1:85, 1:205
Floating-point Exception Fault 1:102
Floating-point Instructions 1:91
Floating-point Register (FR) 1:139
Floating-point Software Assistance Exception Handler (FPSWA) 2:587
Floating-point Status Register (FPSR) 1:31, 1:88
flushrs Instruction 3:76
fma Instruction 1:210, 3:77
fmax Instruction 3:79
fmerge Instruction 3:80
fmin Instruction 3:82
fmix Instruction 3:83
fmpy Instruction 3:85
fms Instruction 3:86
FMUL Instruction 4:145
FMULP Instruction 4:145
FNCLEX Instruction 4:109
fneg Instruction 3:88
fnegabs Instruction 3:89
FNINIT Instruction 4:133
fnma Instruction 3:90
fnmpy Instruction 3:92
FNOP Instruction 4:148
fnorm Instruction 3:93
FNSAVE Instruction 4:162
FNSTCW Instruction 4:176
FNSTENV Instruction 4:178
FNSTSW Instruction 4:180
for Instruction 3:94
fpabs Instruction 3:95
fpack Instruction 3:96
fpamax Instruction 3:97
fpamin Instruction 3:99
FPATAN Instruction 4:149
fpcmp Instruction 3:101
fpcvt Instruction 3:104
fpma Instruction 3:107
fpmax Instruction 3:109
fpmerge Instruction 3:111
fpmin Instruction 3:113
fpmpy Instruction 3:115
fpms Instruction 3:116
fpneg Instruction \(3: 118\)
fpnegabs Instruction 3:119
fpnma Instruction 3:120
fpnmpy Instruction 3:122
fprcpa Instruction 3:123
FPREM Instruction 4:151
FPREM1 Instruction 4:154
fprsqrta Instruction 3:126
FPSR (Floating-point Status Register) \(1: 31,1: 88\)
FPSWA (Floating-point Software Assistance Handler) 2:587
FPTAN Instruction 4:157
FR (Floating-point Register) 1:139
frcpa Instruction 3:128
FRNDINT Instruction 4:159
frsqra Instruction 3:131
FRSTOR Instruction 4:160
FSAVE Instruction 4:162
FSCALE Instruction 4:165
fselect Instruction 3:134
fsetc Instruction 3:135
FSIN Instruction 4:167
FSINCOS Instruction 4:169
FSQRT Instruction 4:171
FSR (IA-32 Floating-point Status Register) 1:126
FST Instruction 4:173
FSTCW Instruction 4:176
FSTENV Instruction 4:178
FSTP Instruction 4:173
FSTSW Instruction 4:180
FSUB Instruction 4:182, 4:183
fsub Instruction 3:136
FSUBP Instruction 4:182, 4:183
FSUBR Instruction 4:185
FSUBRP Instruction 4:185
fswap Instruction 3:137
fsxt Instruction 3:139
FTST Instruction 4:188
FUCOM Instruction 4:190
FUCOMI Instruction 4:115
FUCOMIP Instruction 4:115
FUCOMP Instruction 4:190
FUCOMPP Instruction 4:190

FWAIT Instruction 4:386
fwb Instruction 3:141
FXAM Instruction 4:193
FXCH Instruction 4:195
fxor Instruction 3:142
FXRSTOR Instruction 4:509
FXSAVE Instruction 4:512, 4:515
FXTRACT Instruction 4:197
FYL2X Instruction 4:199
FYL2XP1 Instruction 4:201

\section*{G}

General Register (GR) 1:25, 1:139
getf Instruction 3:143
GR (General Register) 1:139

\section*{H}
hint Instruction 3:145
HLT Instruction 4:203

\section*{I}

I/O Architecture 2:615
IA-32
IA-32 Application Execution 1:109
IA-32 Applications 2:239, 2:595
IA-32 Architecture 1:7, 1:21
IA-32 Current Privilege Level (PSR.cpl) 2:243
IA-32 EFLAG Register 1:123, 2:243
IA-32 Exception
Alignment Check Fault 2:229
Code Breakpoint Fault 2:215
Data Breakpoint, Single Step, Taken Branch Trap 2:216
Device Not Available Fault 2:221
Divide Fault 2:214
Double Fault 2:222
General Protection Fault 2:226
INT 3 Trap 2:217
Invalid Opcode Fault 2:220
Invalid TSS Fault 2:223
Machine Check 2:230
Overflow Trap 2:218
Page Fault 2:227
Pending Floating-point Error 2:228
Segment Not Present Fault 2:224
SSE Numeric Error Fault 2:231
Stack Fault 2:225
IA-32 Execution Layer 1:109
IA-32 Floating-point Control Registers 1:126
IA-32 Instruction Reference 4:11
IA-32 Instruction Set 2:253
IA-32 Intel \(® \mathrm{MMX}^{\text {TM }}\) Technology 1:129
IA-32 Intercept
Gate Intercept Trap 2:235
Instruction Intercept Fault 2:233

Locked Data Reference Fault 2:237
System Flag Trap 2:236
IA-32 Interrupt
Software Trap 2:232
IA-32 Interruption 2:111
IA-32 Interruption Vector Definitions 2:213
IA-32 Interruption Vector Descriptions 2:213
IA-32 Memory Ordering 2:265
IA-32 Physical Memory References 2:262
IA-32 SSE Extensions 1:20, 1:130
IA-32 System Registers 2:246
IA-32 System Segment Registers 2:241
IA-32 Trap Code 2:213
IA-32 Virtual Memory References 2:261
IBR (Index Breakpoint Register) 2:151, 2:152
IDIV Instruction 4:204
IFA (interuption Faulting Address) 2:541
IFS (Interruption Function State) 2:541
IHA (Interruption Hash Address) 2:41, 2:541
IIB0 (Interruption Instruction Bundle 0) 2:541
IIB1 (Interruption Instruction Bundle 1) 2:541
IIM (Interruption Immediate) 2:541
IIP (Interruption Instruction Pointer) 2:541
IIPA (Interruption Instruction Previous Address) 2:541
Implicit Prefetch 1:70
IMUL Instruction 4:207
IN Instruction 4:210
INC Instruction 4:212
In-flight Resources 2:19
INIT (Initialization Event) 2:96, 2:306, 2:635
Initialization Event (INIT) 2:96
INS Instruction 4:214
INSB Instruction 4:214
INSD Instruction 4:214
Instruction Breakpoint Register (IBR) 2:151, 2:152
Instruction Debug Faults 2:151
Instruction Dependencies 1:148
Instruction Encoding 1:38
Instruction Formats 3:293
SSE 4:483
Instruction Group 1:40
Instruction Level Parallelism 1:15
Instruction Pointer (IP) 1:27, 1:140
Instruction Scheduling 1:148, 1:150, 1:164
Instruction Serialization 2:18
Instruction Set Architecture (ISA) 1:7
Instruction Set Modes 1:110
Instruction Set Transition 1:14
Instruction Set Transitions 2:239, 2:596
Instruction Slot Mapping 1:38
Instruction Slots 1:38
INSW Instruction 4:214
INT (External Interrupt) 2:96
INT3 Instruction 4:217

INTA (Interrupt Acknowledge) 2:130
Inter-processor Interrupt (IPI) 2:127
Interrupt Acknowledge Cycle 2:130
Interruption Control Registers (CR16-27) 2:36
Interruption Handler 2:537
Interruption Handling 2:543
Interruption Hash Address 2:41
Interruption Instruction Bundle Registers (IIB0-1) 2:42
Interruption Processor Status Register (IPSR) 2:36
Interruption Register State 2:540
Interruption Registers 2:538
Interruption Status Register (ISR) 2:36
Interruption Vector 2:165
Alternate Data TLB 2:178
Alternate Instruction TLB 2:177
Break Instruction 2:185
Data Access Rights 2:191
Data Access-Bit 2:184
Data Key Miss 2:181
Data Nested TLB 2:179
Data TLB 2:176
Debug 2:200
Dirty-Bit 2:182
Disabled FP-Register 2:195
External Interrupt 2:186
Floating-point Fault 2:203
Floating-point Trap 2:204
General Exception 2:192
IA-32 Exception 2:210
IA-32 Intercept 2:211
IA-32 Interrupt 2:212
Instruction Access Rights 2:190
Instruction Access-Bit 2:183
Instruction Key Miss 2:180
Instruction TLB 2:175
Key Permission 2:189
Lower-Privilege Transfer Trap 2:205
NaT Consumption 2:196
Page Not Present 2:188
Single Step Trap 2:208
Speculation 2:198
Taken Branch Trap 2:207
Unaligned Reference 2:201
Unsupported Data Reference 2:202
Virtual External Interrupt 2:187
Virtualization 2:209
Interruption Vector Address 2:35, 2:538
Interruption Vector Table 2:538
Interruptions 2:95, 2:537
Interrupts 2:96, 2:114
External Interrupt Architecture 2:603
Interval Time Counter (ITC) 1:31
Interval Timer Match Register (ITM) 2:32
Interval Timer Offset (ITO) 2:34
Interval Timer Vector (ITV) 2:125

INTn Instruction 4:217
INTO Instruction 4:217
invala Instruction 3:146
INVD instructions 4:228
INVLPG Instruction 4:230
IP (Instruction Pointer) 1:27, 1:140
IPI (Inter-processor Interrupt) 2:127
IPSR (Interruption Processor Status Register) 2:36, 2:541
IRET Instruction 4:231
IRETD Instruction 4:231
IRR (External Interrupt Request Registers) 2:125
ISR (Interruption Status Register) 2:36, 2:165, 2:541
Itanium Architecture 1:7
Itanium Instruction Set 1:21
Itanium System Architecture 1:20
Itanium System Environment 1:7, 1:21
ITC (Interval Time Counter) 1:31, 2:32
itc Instruction 3:147
ITIR (Interruption TLB Insertion Register) 2:541
ITM (Interval Time Match Register) 2:32
ITO (Interval Timer Offset) 2:34
itr Instruction 3:149
ITV (Interval Timer Vector) 2:125
IVA (Interruption Vector Address) 2:35, 2:538
IVA-based interruptions 2:95, 2:537
IVR (External Interrupt Vector Register) 2:123

\section*{J}

Jcc Instruction 4:239
JMP Instruction 4:243
JMPE Instruction 1:111, 2:597, 4:249

\section*{K}

Kernel Register (KR) 1:29
KR (Kernel Register) 1:29

\section*{L}

LAHF Instruction 4:251
Lamport's Algorithm 2:530
LAR Instruction 4:252
Large Constants 1:53
LC (Loop Count Register) 1:33
Id Instruction 3:151
Idf Instruction 3:157
Idfp Instruction 3:161
LDMXCSR Instruction 4:516
LDS Instruction 4:255
LEA Instruction 4:258
LEAVE Instruction 4:260
LES Instruction 4:255
Ifetch Instruction 3:164
LFS Instruction 4:255
LGDT Instruction 4:264

LGS Instruction 4:255
LIDT Instruction 4:264
LLDT Instruction 4:267
LMSW Instruction 4:270
Load Instructions 1:58
loadrs Instruction 3:167
Loads from Memory 1:147
Local Redirection Registers (LRRO-1) 2:126
Locality Hints 1:70
LOCK Instruction 4:272
LODS Instruction 4:274
LODSB Instruction 4:274
LODSD Instruction 4:274
LODSW Instruction 4:274
Logical Instructions 1:51
Loop Count Register (LC) 1:33
LOOP Instruction 4:276
Loop Optimization 1:160, 1:181
LOOPcc Instruction 4:276
Lower Privilege Transfer Trap 2:151
LRR (Local Redirection Registers) 2:126
LSL Instruction 4:278
LSS Instruction 4:255
LTR Instruction 4:282

\section*{M}

Machine Check (MC) 2:95, 2:296, 2:351
Machine Check Abort (MCA) 2:632
MASKMOVQ Instruction 4:576
MAXPS Instruction 4:519
MAXSS Instruction 4:521
MC (Machine Check) 2:351
MCA (Machine Check Abort) 2:95, 2:296, 2:632
Memory 1:36
Cacheable Page 2:77
Memory Access 1:142
Memory Access Ordering 1:73
Memory Attribute Transition 2:88
Memory Attributes 2:75, 2:524
Memory Consistency 1:72
Memory Fences 2:510
Memory Instructions 1:57
Memory Management 2:561
Memory Ordering 2:507, 2:510
IA-32 2:525
Memory Reference 1:147
Memory Regions 2:561
Memory Synchronization 2:526
mf Instruction 2:510, 2:526, 3:168
mf.a 2:615
MINPS Instruction 4:523
MINSS Instruction 4:525
mix Instruction 3:169
MMX technology 1:20
MOV Instruction 4:284
mov Instruction 3:172

MOVAPS Instruction 4:527
MOVD Instruction 4:401
MOVHLPS Instruction 4:529
MOVHPS Instruction 4:530
movl Instruction 3:187
MOVLHPS Instruction 4:532
MOVLPS Instruction 4:533
MOVMSKPS Instruction 4:535
MOVNTPS Instruction 4:578
MOVNTQ Instruction 4:579
MOVQ Instruction 4:403
MOVS Instruction 4:292
MOVSB Instruction 4:292
MOVSD Instruction 4:292
MOVSS Instruction 4:536
MOVSW Instruction 4:292
MOVSX Instruction 4:294
MOVUPS Instruction 4:538
MOVZX Instruction 4:295
MP Coherence 2:507
mpy4 Instruction 3:188
mpyshl4 Instruction 3:189
MUL Instruction 4:297
MULPS Instruction 4:540
MULSS Instruction 4:541
Multimedia Instructions 1:79
Multimedia Support 1:20
Multi-threading 1:177
Multiway Branches 1:173
mux Instruction 3:190

\section*{N}

NaT (Not a Thing) 1:155
NaTPage (Not a Thing Attribute) 2:86
NaTVal (Not a Thing Value) 1:26
NEG Instruction 4:299
NMI (Non-Maskable Interrupt) 2:96
Non-Maskable Interrupt (NMI) 2:96
NOP Instruction 4:301
nop Instruction 3:193
Not A Thing (NaT) 1:155
Not a Thing Attribute (NaTPage) 2:86
Not a Thing Value (NatVal) 1:26
NOT Instruction 4:302

\section*{0}

OLR (On Line Replacement) 2:351
Operating Environments \(1: 14\)
Operating System - See OS (Operating System)
OR Instruction 4:304
or Instruction 3:194
ORPS Instruction 4:542
OS (Operating System)
Boot Flow Sample Code 2:639
Boot Sequence 2:625
FPSWA handler 2:587

Illegal Dependency Fault 2:584
Long Branch Emulation 2:585
Multiple Address Spaces 1:20, 2:562
OS_BOOT Entrypoint 2:283
OS_INIT Entrypoint 2:283
OS_MCA Entrypoint 2:283
OS_RENDEZ Entrypoint 2:283
Performance Monitoring Support 2:620
Single Address Space 1:20, 2:565
Unaligned Reference Handler 2:583
Unsupported Data Reference Handler 2:584
OUT Instruction 4:306
OUTS Instruction 4:308
OUTSB Instruction 4:308
OUTSD Instruction 4:308
OUTSW Instruction 4:308

\section*{P}
pack Instruction 3:195
PACKSSDW Instruction 4:405
PACKSSWB Instruction 4:405
PACKUSWB Instruction 4:408
padd Instruction 3:197
PADDB Instruction 4:410
PADDD Instruction 4:410
PADDSB Instruction 4:413
PADDSW Instruction 4:413
PADDUSB Instruction 4:416
PADDUSW Instruction 4:416
PADDW Instruction 4:410
Page Access Rights 2:56
Page Sizes 2:57
Page Table Address 2:35
PAL (Processor Abstraction Layer) 1:7, 1:21, 2:279, 2:351
PAL Entrypoints 2:282
PAL Initialization 2:306
PAL Intercepts 2:351
PAL Intercepts in Virtual Environment 2:332
PAL Procedure Calls 2:628
PAL Procedures 2:353
PAL Self-test Control Word 2:295
PAL Virtualization 2:324
PAL Virtualization Optimizations 2:335
PAL Virtualization Services 2:486
PAL Virtuallization Disables 2:346
PAL_A 2:283
PAL_B 2:283
PAL_BRAND_INFO 2:366
PAL_BUS_GET_FEATURES 2:367
PAL_BUS_SET_FEATURES 2:369
PAL_CACHE_FLUSH 2:370
PAL_CACHE_INFO 2:374
PAL_CACHE_INIT 2:376
PAL_CACHE_LINE_INIT 2:377
PAL_CACHE_PROT_INFO 2:378

PAL_CACHE_READ 2:380
PAL_CACHE_SHARED_INFO 2:382
PAL_CACHE_SUMMARY 2:384
PAL_CACHE_WRITE 2:385
PAL_COPY_INFO 2:388
PAL_COPY_PAL 2:389
PAL_DEBUG_INFO 2:390
PAL_FIXED_ADDR 2:391
PAL_FREQ_BASE 2:392
PAL_FREQ_RATIOS 2:393
PAL_GET_HW_POLICY 2:394
PAL_GET_PSTATE 2:320, 2:396, 2:637
PAL_HALT 2:314
PAL_HALT_INFO 2:401
PAL_HALT_LIGHT 2:314, 2:403
PAL_LOGICAL_TO_PHYSICAL 2:404
PAL_MC_CLEAR_LOG \(2: 407\)
PAL_MC_DRAIN 2:408
PAL_MC_DYNAMIC_STATE 2:409
PAL_MC_ERROR_INFO 2:410
PAL_MC_ERROR_INJECT 2:421
PAL_MC_EXPECTED 2:434
PAL_MC_HW_TRACKING 2:432
PAL_MC_RESUME 2:436
PAL_MEM_ATTRIB 2:437
PAL_MEMORY_BUFFER 2:438
PAL_PERF_MON_INFO 2:440
PAL_PLATFORM_ADDR 2:442
PAL_PMI_ENTRYPOINT 2:443
PAL_PREFETCH_VISIBILITY 2:444
PAL_PROC_GET_FEATURES 2:446
PAL_PROC_SET_FEATURES 2:450
PAL_PSTATE_INFO 2:319, 2:451
PAL_PTCE_INFO 2:453
PAL_REGISTER_INFO 2:454
PAL_RSE_INFO 2:455
PAL_SET_HW_POLICY 2:456
PAL_SET_PSTATE 2:319, 2:458, 2:637
PAL_SHUTDOWN 2:460
PAL_TEST_INFO 2:461
PAL_TEST_PROC 2:462
PAL_VERSION 2:465
PAL_VM_INFO 2:466
PAL_VM_PAGE_SIZE 2:467
PAL_VM_SUMMARY 2:468
PAL_VM_TR_READ 2:470
PAL_VP_CREATE 2:471
PAL_VP_ENV_INFO 2:473
PAL_VP_EXIT_ENV 2:475
PAL_VP_INFO 2:476
PAL_VP_INIT_ENV 2:478
PAL_VP_REGISTER 2:481
PAL_VP_RESTORE 2:483
PAL_VP_SAVE 2:484
PAL_VP_TERMINATE 2:485
PAL_VPS_RESTORE 2:499

PAL_VPS_RESUME_HANDLER 2:492
PAL_VPS_RESUME_NORMAL 2:489
PAL_VPS_SAVE 2:500
PAL_VPS_SET_PENDING_INTERRUPT 2:495
PAL_VPS_SYNC_READ 2:493
PAL_VPS_SYNC_WRITE 2:494
PAL_VPS_THASH 2:497
PAL_VPS_TTAG 2:498
PAL-based Interruptions 2:95, 2:537
PALE_CHECK 2:282, 2:296
PALE_INIT 2:282, 2:306
PALE_PMI 2:282, 2:310
PALE_RESET 2:282, 2:289
PAND Instruction 4:419
PANDN Instruction 4:421
Parallel Arithmetic 1:79
Parallel Compares 1:172
Parallel Shifts 1:81
pavg Instruction 3:201
PAVGB Instruction 4:563
pavgsub Instruction 3:204
PAVGW Instruction 4:563
pcmp Instruction 3:206
PCMPEQB Instruction 4:423
PCMPEQD Instruction 4:423
PCMPEQW Instruction 4:423
PCMPGTB Instruction 4:426
PCMPGTD Instruction 4:426
PCMPGTW Instruction 4:426
Performance Monitor Data Register (PMD) 1:33
Performance Monitor Events 2:162
Performance Monitoring 2:155, 2:619
Performance Monitoring Vector 2:126
PEXTRW Instruction 4:565
PFS (Previous Function State Register) 1:32
Physical Addressing 2:73
PIB (Processor Interrupt Block) 2:127
PINSRW Instruction 4:566
PKR (Protection Key Register) 2:564
Platform Management Interrupt (PMI) 2:96, 2:310, 2:538, 2:637
PMADDWD Instruction 4:429
pmax Instruction 3:209
PMAXSW Instruction 4:567
PMAXUB Instruction 4:568
PMC (Performance Monitor Configuration) 2:155
PMD (Performance Monitor Data Register) 1:33
PMD (Performance Monitor Data) 2:155
PMI (Platform Management Interrupt) 2:96, 2:310, 2:538, 2:637
pmin Instruction 3:211
PMINSW Instruction 4:569
PMINUB Instruction 4:570
PMOVMSKB Instruction 4:571
pmpy Instruction 3:213
pmpyshr Instruction 3:214

PMULHUW Instruction 4:572
PMULHW Instruction 4:431
PMULLW Instruction 4:433
PMV (Performance Monitoring Vector) 2:126
POP Instruction 4:311
POPA Instruction 4:315
POPAD Instruction 4:315
popent Instruction 3:216
POPF Instruction 4:317
POPFD Instruction 4:317
POR Instruction 4:435
Power Management 2:313
Power-on Event 2:351
PR (Predicate Register) \(1: 26,1: 140\)
Predicate Register (PR) 1:26, 1:140
Predication 1:17, 1:54, 1:143, 1:163, 1:164
Prefetch Hints 1:176
PREFETCH Instruction 4:580
Preserved Values 2:351
Previous Function State (PFS) 1:32
Privilege Level Transfer 1:84
Privilege Levels 2:17
probe Instruction 3:217
Procedure Calls 2:549
Processor Abstraction Layer - See PAL (Processor Abstraction Layer)
Processor Abstraction Layer (PAL) 2:279
Processor Boot Flow 2:623
Processor Identification Registers (CPUID) 1:34
Processor Interrupt Block (PIB) 2:127
Processor Min-state Save Area 2:302
Processor Reset 2:95
Processor State Parameter (PSP) 2:299, 2:308
Processor Status Register (PSR) 2:23
Programmed I/O 2:534
Protection Keys 2:59, 2:564
psad Instruction 3:220
PSADBW Instruction 4:573
Pseudo-Code Functions 3:281
pshl Instruction 3:222
pshladd Instruction 3:223
pshr Instruction 3:224
pshradd Instruction 3:226
PSHUFW Instruction 4:575
PSLLD Instruction 4:437
PSLLQ Instruction 4:437
PSLLW Instruction 4:437
PSP (Processor State Parameter) 2:308
PSR (Processor Status Register) 2:23
PSRAD Instruction 4:440
PSRAW Instruction 4:440
PSRLD Instruction 4:443
PSRLQ Instruction 4:443
PSRLW Instruction 4:443
psub Instruction 3:227
PSUBB Instruction 4:446

PSUBD Instruction 4:446
PSUBSB Instruction 4:449
PSUBSW Instruction 4:449
PSUBUSB Instruction 4:452
PSUBUSW Instruction 4:452
PSUBW Instruction 4:446
PTA (Page Table Address Register) 2:35
ptc Instruction
ptc.e 2:569, 3:230
ptc.g 2:570, 3:231
ptc.ga 2:570, 3:231
ptc.l 2:568, 3:233
ptr Instruction 3:234
PUNPCKHBW Instruction 4:455
PUNPCKHDQ Instruction 4:455
PUNPCKHWD Instruction 4:455
PUNPCKLBW Instruction 4:458
PUNPCKLDQ Instruction 4:458
PUNPCKLWD Instruction 4:458
PUSH Instruction 4:320
PUSHA Instruction 4:323
PUSHAD Instruction 4:323
PUSHF Instruction 4:325
PUSHFD Instruction 4:325
PXOR Instruction 4:461

\section*{R}

RAW Dependency 1:149
RCL Instruction 4:327
RCPPS Instruction 4:543
RCPSS Instruction 4:545
RCR Instruction 4:327
RDMSR Instruction 4:331
RDPMC Instruction 4:333
RDTSC Instruction 4:335
Read-after-write Dependency 1:149
Recoverable Error 2:351
Recovery Code \(1: 153,1: 154,1: 156\)
Region Identifier (RID) 2:561
Region Register (RR) 2:58, 2:561
Register File Transfers 1:82
Register Rotation 1:19, 1:185
Register Spill and Fill 1:62
Register Stack 1:18, 1:47
Register Stack Configuration Register (RSC) 1:29
Register Stack Engine (RSE) 1:144, 2:133
Register State 2:549
Release Semantics 2:507
Rendezvous 2:301
REP Instruction 4:337
REPE Instruction 4:337
REPNE Instruction 4:337
REPNZ Instruction 4:337
REPZ Instruction 4:337
Reserved Variables 2:351
Reset Event 2:95, 2:351

Resource Utilization Counter (RUC) 1:31, 2:33
RET Instruction 4:340
rfi Instruction 2:543, 3:236
RID (Region Identifier) 2:561
RNAT(RSE NaT Collection Register) 1:30
ROL Instruction 4:327
ROR Instruction 4:327
Rotating Registers 1:145
RR (Region Register) 2:58, 2:561
RSC (Register Stack Configuration Register) 1:29
RSE (Register Stack Engine) 2:133
RSE Backing Store Pointer (BSP) 1:29
RSE Backing Store Pointer for Memory Stores (BSPSTORE) 1:30
RSE NaT Collection Register (RNAT) 1:30
RSM Instruction 4:346
rsm Instruction 3:239
RSQRTPS Instruction 4:547
RSQRTSS Instruction 4:548
RUC (Resource Utilization Counter) 1:31, 2:33
rum Instruction 3:241

\section*{S}

SAHF Instruction 4:347
SAL (System Abstraction Layer) 1:7, 1:21, 2:352, 2:630
SAL_B 2:283
SALE_ENTRY \(2: 282,2: 291,2: 305\)
SALE_PMI 2:282, 2:310
SAL Instruction 4:348
SAR Instruction 4:348
SBB Instruction 4:352
SCAS Instruction 4:354
SCASB Instruction 4:354
SCASD Instruction 4:354
SCASW Instruction 4:354
Scratch Register 2:352
Self Test State Parameter 2:293
Self-modifying Code 2:532
Semaphore Instructions 1:59
Semaphores 2:508
Serialization 2:17, 2:537
SETcc Instruction 4:356
setf Instruction 3:242
SFENCE Instruction 4:581
SGDT Instruction 4:359
SHL Instruction 4:348
shl Instruction 3:244
shladd Instruction 3:245
shladdp4 Instruction 3:246
SHLD Instruction 4:362
SHR Instruction 4:348
shr Instruction 3:247
SHRD Instruction 4:364
shrp Instruction 3:248
SHUFPS Instruction 4:549

SIDT Instruction 4:359
Single Step Trap 2:151
SLDT Instruction 4:367
SMSW Instruction 4:369
Software Pipelining \(1: 19,1: 75,1: 145,1: 181\)
Speculation 1:16, 1:142, 1:151
Control Speculation 1:16
Data Speculation 1:17
Recovery Code 1:17, 2:580
Speculation Check 1:156
SQRTPS Instruction 4:551
SQRTSS Instruction 4:552
srlz Instruction 3:249
SSE Instructions 4:463
ssm Instruction 3:250
st Instruction 3:251
Stacked Calling Convention 2:352
Stacked General Registers 2:550
Stacked Registers 1:144
Static Calling Convention 2:352
Static General Registers 2:550
STC Instruction 4:371
STD Instruction 4:372
stf Instruction 3:254
STI Instruction 4:373
STMXCSR Instruction 4:553
Stops 1:38
Store Instructions 1:59
Stores to Memory 1:147
STOS Instruction 4:376
STOSB Instruction 4:376
STOSD Instruction 4:376
STOSW Instruction 4:376
STR Instruction 4:378
SUB Instruction 4:379
sub Instruction 3:256
SUBPS Instruction 4:554
SUBSS Instruction 4:555
sum Instruction 3:257
sxt Instruction 3:258
sync Instruction 3:259
sync.i 2:526
System Abstraction Layer - See SAL (System Abstraction Layer)
System Architecture 1:20
System Environment 2:13
System Programmer's Guide 2:501
System State 2:20

\section*{T}
tak Instruction 3:260
Taken Branch trap 2:151
Task Priority Register (TPR) 2:123, 2:605
tbit Instruction 3:261
TC (Translation Cache) 2:49, 2:567

Template Field Encoding 1:38
Templates 1:141
TEST Instruction 4:381
tf Instruction 3:263
thash Instruction 3:265
TLB (Translation Lookaside Buffer) 2:47, 2:565
tnat Instruction 3:266
tpa Instruction 3:268
TPR (Task Priority Register) 2:123, 2:605
TR (Translation Register) 2:48, 2:566
Translation Cache (TC) 2:49, 2:567
purge 2:568
Translation Instructions 2:60
Translation Lookaside Buffer (TLB) 2:47, 2:565
Translation Register (TR) 2:48, 2:566
Traps 2:96, 2:537
ttag Instruction 3:269

\section*{U}

UCOMISS Instruction 4:556
UD2 Instruction 4:383
UEFI (Unified Extensible Firmware Interface) 2:630
UM (User Mask Register) 1:33
UNAT (User NaT Collection Register) 1:31, 1:156
Uncacheable Page 2:77
Unchanged Register 2:352
Unordered Semantics 2:507
unpack Instruction 3:270
UNPCKHPS Instruction 4:558
UNPCKLPS Instruction 4:560
User Mask (UM) 1:33
User NaT Collection Register (UNAT) 1:31, 1:156

\section*{v}

VERR Instruction 4:384
VERW Instruction 4:384
VHPT (Virtual Hash Page Table) 2:61, 2:571
VHPT Translation Vector 2:173
Virtual Addressing 2:45
Virtual Hash Page Table (VHPT) 2:61, 2:571
Virtual Machine Monitor (VMM) 2:352
Virtual Processor Descriptor (VPD) 2:325, 2:352
Virtual Processor State 2:352
Virtual Processor Status Register (VPSR) 2:327
Virtual Region Number (VRN) 2:561
Virtualization 2:44, 2:324
Virtualization Acceleration Control (vac) 2:329
Virtualization Disable Control (vdc) 2:329
VMM (Virtual Machine Monitor) 2:352
vmsw Instruction 3:273
VPD (Virtual Processor Descriptor) 2:325, 2:352
VPSR (Virtual Processor Status Register) 2:327
VRN (Virtual Region Number) 2:561

\section*{W}

WAIT Instruction 4:386
WAR Dependency \(1: 149\)
WAW Dependency 1:149
WBINVD Instruction 4:387
Write-after-read Dependency 1:149
Write-after-write Dependency 1:149
WRMSR Instruction 4:389

\section*{X}

XADD Instruction 4:391
XCHG Instruction 4:393
xchg Instruction 2:508, 3:274
XLAT Instruction 4:395
XLATB Instruction 4:395
xma Instruction 3:276
xmpy Instruction 3:278
XOR Instruction 4:397
xor Instruction 3:279
XORPS Instruction 4:562
XTP (External Task Priority Cycle) 2:130
XTPR (External Task Priority Register) 2:605

\section*{Z}
zxt Instruction 3:280

INDEX

Copyright © 1999-2010 Intel Corporation. All rights reserved. Intel, the Intel logo, Intel Inside, and Itanium are trademarks or registered trademarks of Intel Corporation or its subsidiaries in the United States and other countries.```

