

**Intelligent  
Systems**

# **Intel® Communications Chipset 8900 to 8920 Series Software**

**Programmer's Guide**

---

***July 2014***



INFORMATION IN THIS DOCUMENT IS PROVIDED IN CONNECTION WITH INTEL PRODUCTS. NO LICENSE, EXPRESS OR IMPLIED, BY ESTOPPEL OR OTHERWISE, TO ANY INTELLECTUAL PROPERTY RIGHTS IS GRANTED BY THIS DOCUMENT. EXCEPT AS PROVIDED IN INTEL'S TERMS AND CONDITIONS OF SALE FOR SUCH PRODUCTS, INTEL ASSUMES NO LIABILITY WHATSOEVER AND INTEL DISCLAIMS ANY EXPRESS OR IMPLIED WARRANTY, RELATING TO SALE AND/OR USE OF INTEL PRODUCTS INCLUDING LIABILITY OR WARRANTIES RELATING TO FITNESS FOR A PARTICULAR PURPOSE, MERCHANTABILITY, OR INFRINGEMENT OF ANY PATENT, COPYRIGHT OR OTHER INTELLECTUAL PROPERTY RIGHT.

A "Mission Critical Application" is any application in which failure of the Intel Product could result, directly or indirectly, in personal injury or death. SHOULD YOU PURCHASE OR USE INTEL'S PRODUCTS FOR ANY SUCH MISSION CRITICAL APPLICATION, YOU SHALL INDEMNIFY AND HOLD INTEL AND ITS SUBSIDIARIES, SUBCONTRACTORS AND AFFILIATES, AND THE DIRECTORS, OFFICERS, AND EMPLOYEES OF EACH, HARMLESS AGAINST ALL CLAIMS COSTS, DAMAGES, AND EXPENSES AND REASONABLE ATTORNEYS' FEES ARISING OUT OF, DIRECTLY OR INDIRECTLY, ANY CLAIM OF PRODUCT LIABILITY, PERSONAL INJURY, OR DEATH ARISING IN ANY WAY OUT OF SUCH MISSION CRITICAL APPLICATION, WHETHER OR NOT INTEL OR ITS SUBCONTRACTOR WAS NEGLIGENT IN THE DESIGN, MANUFACTURE, OR WARNING OF THE INTEL PRODUCT OR ANY OF ITS PARTS.

Intel may make changes to specifications and product descriptions at any time, without notice. Designers must not rely on the absence or characteristics of any features or instructions marked "reserved" or "undefined". Intel reserves these for future definition and shall have no responsibility whatsoever for conflicts or incompatibilities arising from future changes to them. The information here is subject to change without notice. Do not finalize a design with this information.

The products described in this document may contain design defects or errors known as errata which may cause the product to deviate from published specifications. Current characterized errata are available on request.

Contact your local Intel sales office or your distributor to obtain the latest specifications and before placing your product order.

Copies of documents which have an order number and are referenced in this document, or other Intel literature, may be obtained by calling 1-800-548-4725, or go to: <http://www.intel.com/design/literature.htm>

Any software source code reprinted in this document is furnished for informational purposes only and may only be used or copied and no license, express or implied, by estoppel or otherwise, to any of the reprinted source code is granted by this document.

This document contains information on products in the design phase of development.

Code Names are only for use by Intel to identify products, platforms, programs, services, etc. ("products") in development by Intel that have not been made commercially available to the public, i.e., announced, launched or shipped. They are never to be used as "commercial" names for products. Also, they are not intended to function as trademarks.

Intel® 64 architecture requires a system with a 64-bit enabled processor, chipset, BIOS and software. Performance will vary depending on the specific hardware and software you use. Consult your PC manufacturer for more information. For more information, visit <http://www.intel.com/content/www/us/en/architecture-and-technology/microarchitecture/intel-64-architecture-general.html>.

Intel® Virtualization Technology (Intel® VT) requires a computer system with an enabled Intel® processor, BIOS, and virtual machine monitor (VMM). Functionality, performance or other benefits will vary depending on hardware and software configurations. Software applications may not be compatible with all operating systems. Consult your PC manufacturer. For more information, visit <http://www.intel.com/go/virtualization>.

BlueMoon, BunnyPeople, Celeron, Celeron Inside, Centrino, Centrino Inside, Cilk, Core Inside, E-GOLD, i960, Intel, the Intel logo, Intel AppUp, Intel Atom, Intel Atom Inside, Intel Core, Intel Inside, Intel Insider, the Intel Inside logo, Intel NetBurst, Intel NetMerge, Intel NetStructure, Intel SingleDriver, Intel SpeedStep, Intel Sponsors of Tomorrow., the Intel Sponsors of Tomorrow. logo, Intel StrataFlash, Intel vPro, Intel XScale, InTru, the InTru logo, the InTru Inside logo, InTru soundmark, Itanium, Itanium Inside, MCS, MMX, Moblin, Pentium, Pentium Inside, Puma, skool, the skool logo, SMARTi, Sound Mark, The Creators Project, The Journey Inside, Thunderbolt, Ultrabook, vPro Inside, VTune, Xeon, Xeon Inside, X-GOLD, XMM, X-PMU and XPOSYS are trademarks of Intel Corporation in the U.S. and/or other countries.

\*Other names and brands may be claimed as the property of others.


Copyright © 2010–2014, Intel Corporation. All rights reserved.



## Revision History

Date	Revision	Description
July 2014	001	Updates include: <ul style="list-style-type: none"> <li>First “public” version of the document. Based on “Intel Confidential” document number 441782-1.8 with the revision history of that document retained for reference purposes.</li> </ul>
May 2014	1.8	Updates include: <ul style="list-style-type: none"> <li>Added <a href="#">Compiling with Debug Symbols</a> on page 67</li> </ul>
March 2014	1.7	Updates include: <ul style="list-style-type: none"> <li>Added new information to “direct user space access” bullet in <a href="#">Acceleration Drivers Overview</a> on page 35</li> <li>Added further detail to note in <a href="#">Hardware Assisted Rings</a> on page 35</li> <li>Updated <a href="#">Linux* Software Context for Acceleration Drivers</a> on page 37</li> <li>Added <a href="#">Stateless Compression Level Details</a> on page 59</li> <li>Added support for the PF/VF concurrency for SRIOV_Enabled in <a href="#">General Parameters</a> on page 70</li> <li>Added <a href="#">Dynamic Compression for Data Compression Service</a> on page 102, <a href="#">Maximal Expansion with Auto Select Best Feature for Data Compression Service</a> on page 102, and <a href="#">Maximal Expansion and Destination Buffer Size</a></li> </ul>
December 2013	1.6	Updates include: <ul style="list-style-type: none"> <li>Added new information to <a href="#">Intel QuickAssist Technology API Limitations</a> on page 100</li> <li>Added <a href="#">Running Applications as Non-Root User</a> on page 65</li> <li>Added <a href="#">Compiling Acceleration Software on Older Kernels</a> on page 67</li> <li>Changed document and software title to specify chipset SKU range.</li> <li>Other minor updates.</li> </ul>
August 2013	1.5	Updates include: <ul style="list-style-type: none"> <li>Added <a href="#">Heartbeat Feature in a Virtualized Environment</a> on page 52</li> <li>Removed two stateful compression/decompression limitations from <a href="#">Intel QuickAssist Technology API Limitations</a> on page 100</li> <li>Added new NRBG and DRBG support information to <a href="#">Random Number Generation Functions</a> on page 118</li> </ul>
June 2013	1.4	Updates for software release 1.3.0: <ul style="list-style-type: none"> <li>Added <a href="#">#unique_17</a></li> <li>Added <a href="#">#unique_18</a></li> <li>Added <a href="#">Stateful Compression Status Codes</a> on page 55</li> <li>Updated <a href="#">Stateful Compression - Dealing with Error Code CPA_DC_BAD_LITLEN_CODES (-7)</a> on page 55 and subsections</li> <li>Added <a href="#">Stateful Compression Level Details</a> on page 59</li> <li>Updated <a href="#">Build Flag Summary</a> on page 63 to add ICP_TRACE option</li> <li>Updated <a href="#">icp_sal_CyPollInstance</a> on page 115</li> <li>Updated <a href="#">icp_sal_DcPollInstance</a> on page 116</li> </ul>
March 2013	1.3	Updates for software release 1.2.0: <ul style="list-style-type: none"> <li>In General Parameters, added SRIOV_Enable and PF_bundle_offset</li> <li>Added [DYN] Section</li> <li>Updated Sample Configuration File (V2)</li> </ul>

continued...



Date	Revision	Description
		<ul style="list-style-type: none"><li>Added Driver Threading Model</li><li>Added Stateful Compression - Dealing with Error Code CPA_DC_BAD_LITLEN_CODES (-7)</li><li>Added Acceleration Driver Error Scenarios</li><li>Added Build Flag Summary</li><li>Added Dynamic Instance Allocation Functions</li><li>Added IOMMU Remapping Functions</li></ul>
December 2012	1.2	Updates for software release 1.1.0: <ul style="list-style-type: none"><li>Updated Heartbeat Feature and Recovery from Hardware Errors</li><li>Added User Proc Entry Read (not Enabled by Default)</li><li>Added User Application Heartbeat APIs (not Enabled by Default)</li><li>Updated Intel QuickAssist Technology API Limitations to better clarify autoSelectBest behavior for static compression service</li><li>Added GbE Watchdog Service</li><li>Added Special Considerations When Using the Heartbeat Feature and GbE</li><li>Added icp_sal_drbgGetInstance</li><li>Updated DRBG Health Test and cpaCyDrbgSessionInit Implementation Detail</li><li>Added User Space Heartbeat Functions</li></ul>
October 2012	1.1	Updates for software release 1.0.1: <ul style="list-style-type: none"><li>Added Heartbeat Feature and Recovery from Hardware Errors</li><li>Updated General Parameters</li><li>Updated Cryptographic Logical Instance Parameters</li><li>Updated Data Compression Logical Instance Parameters</li><li>Added DRBG HealthTest and cpaCyDrbgSessionInit Implementation Detail</li></ul>
September 2012	1.0	Corresponds with software release 1.0.0



## Contents

---

<b>Revision History.....</b>	<b>3</b>
<b>Part 1: Overview.....</b>	<b>12</b>
<b>1.0 Introduction.....</b>	<b>13</b>
1.1 Terminology.....	13
1.2 Document Organization.....	13
1.3 Product Documentation.....	13
1.4 Typographical Conventions.....	14
<b>2.0 Platform Overview.....</b>	<b>15</b>
2.1 Platform Synopsis.....	15
2.2 Determining the PCH SKU Type.....	17
2.3 Determining the PCH Device Stepping.....	19
<b>3.0 Software Overview.....</b>	<b>20</b>
3.1 High-Level Software Architecture Overview.....	20
3.2 Logical Instances.....	22
3.2.1 Response Processing.....	22
3.2.1.1 Interrupt Mode.....	22
3.2.1.2 Polled Mode.....	23
3.3 Operating System Support.....	24
3.4 OpenSSL* Library Inclusion and Usage.....	24
<b>Part 2: Core and Chipset Drivers.....</b>	<b>25</b>
<b>4.0 Embedded Drivers.....</b>	<b>26</b>
4.1 Overview.....	26
4.2 USB Drivers.....	26
4.3 SATA Drivers.....	27
4.4 LPC Device.....	28
4.4.1 Watch Dog Timer Drivers.....	28
4.4.2 Serial I/O Drivers.....	28
4.5 SPI Drivers.....	28
4.6 GPIO Drivers.....	29
4.7 Gigabit Ethernet Drivers.....	29
4.8 Crystal Beach DMA Application.....	30
4.9 Non-Transparent Bridge (NTB) Driver.....	30
4.10 Memory Scrubbing Driver.....	31
4.11 Intel Technology Support.....	32
4.11.1 Intel® Virtualization Technology (Intel® VT).....	32
4.11.2 Intel® Simultaneous Multi-Threading (Intel® SMT).....	33
4.11.3 Intel® 64.....	33
4.12 Other Supported Technologies and Standards.....	33



## Part 3: Acceleration Drivers.....34

### 5.0 Acceleration Drivers Overview..... 35

5.1 Hardware Assisted Rings.....	35
5.2 Basic Software Context for Acceleration Drivers.....	37
5.3 Linux* Software Context for Acceleration Drivers.....	37
5.4 Acceleration Drivers.....	38
5.4.1 Framework Overview.....	39
5.4.2 Service Access Layer.....	39
5.4.3 Acceleration Driver Framework.....	40
5.4.4 Acceleration Driver Configuration File.....	40
5.5 Acceleration Architecture in Kernel and User Space.....	41
5.5.1 User Space Memory Allocation.....	41
5.5.1.1 Accelerator Driver Memory Allocation.....	41
5.5.1.2 Application Payload Memory Allocation.....	43
5.5.2 User Space Additional Functions.....	43
5.5.3 User Space Configuration.....	44
5.5.4 User Space Response Processing.....	45
5.5.4.1 User Space Interrupt Mode.....	45
5.5.4.2 User Space Polled Mode.....	46
5.6 Managing Acceleration Devices Using qat_service.....	46
5.7 Debug Feature.....	47
5.8 Heartbeat Feature and Recovery from Hardware Errors.....	50
5.8.1 User Proc Entry Read (not Enabled by Default).....	50
5.8.2 User Application Heartbeat APIs (not Enabled by Default).....	51
5.8.3 Heartbeat Feature in a Virtualized Environment.....	52
5.8.4 GbE Watchdog Service.....	52
5.8.5 Special Considerations When Using the Heartbeat Feature and the GbE Watchdog Service.....	53
5.9 Driver Threading Model.....	54
5.9.1 Thread-less Mode.....	55
5.10 Stateful Compression Status Codes.....	55
5.11 Stateful Compression - Dealing with Error Code CPA_DC_BAD_LITLEN_CODES (-7) ....	55
5.11.1 Example of a Stream that Triggers Error Code (-7).....	56
5.11.2 Special Case when a Packet Cuts a Header in the Stream.....	57
5.11.3 Pseudo Code for Handling Error Code -7.....	57
5.11.4 Unprocessed Data During Stateful Decompression Operations.....	58
5.12 Stateful Compression Level Details.....	59
5.13 Stateless Compression Level Details.....	59
5.14 Acceleration Driver Error Scenarios.....	60
5.14.1 User Space Process Crash.....	60
5.14.2 Hardware Hang Detected by Heartbeat.....	61
5.14.3 Hardware Error Detected by AER.....	61
5.14.4 Virtualization: User Space Process Crash (in Guest OS).....	62
5.14.5 Virtualization: Guest OS Kernel Crash.....	62
5.14.6 Virtualization: Hardware Hang Detected by Heartbeat.....	62
5.14.7 Virtualization: Hardware Hang Detected by AER.....	63
5.15 Build Flag Summary.....	63
5.16 Running Applications as Non-Root User.....	65




5.17	Compiling Acceleration Software on Older Kernels.....	67
5.18	Compiling with Debug Symbols.....	67
<b>6.0</b>	<b>Acceleration Driver Configuration File.....</b>	<b>69</b>
6.1	Configuration File Overview.....	69
6.2	General Section.....	70
6.2.1	General Parameters.....	70
6.2.2	Statistics Parameters.....	73
6.2.3	Optimized Firmware for Wireless Applications.....	74
6.3	Logical Instances Section.....	74
6.3.1	[KERNEL] Section.....	75
6.3.1.1	Cryptographic Logical Instance Parameters.....	75
6.3.1.2	Data Compression Logical Instance Parameters.....	76
6.3.2	[DYN] Section.....	77
6.3.2.1	Dynamic Instance Configuration Example.....	77
6.3.3	User Process [xxxxx] Sections.....	78
6.3.3.1	Maximum Number of Process Calculations.....	79
6.4	Configuring Multiple PCH Devices in a System.....	80
6.5	Configuring Multiple Processes on a Multiple-Device System.....	81
6.6	Sample Configuration File (V2).....	83
6.7	Configuration File Version 2 Differences.....	91
<b>7.0</b>	<b>Secure Architecture Considerations.....</b>	<b>92</b>
7.1	Terminology.....	92
7.1.1	Threat Categories.....	92
7.1.2	Attack Mechanism.....	92
7.1.3	Attacker Privilege.....	93
7.1.4	Deployment Models.....	93
7.2	Threat/Attack Vectors.....	94
7.2.1	General Mitigation.....	94
7.2.2	General Threats.....	94
7.2.2.1	DMA.....	95
7.2.2.2	Intentional Modification of IA Driver.....	95
7.2.2.3	Modification of Intel® QuickAssist Accelerator Firmware.....	96
7.2.2.4	Modification of the PCH Configuration File.....	96
7.2.2.5	Malicious Application Code.....	96
7.2.2.6	Contrived Packet Stream.....	96
7.2.3	Threats Against the Cryptographic Service.....	97
7.2.3.1	Reading and Writing of Cryptographic Keys.....	97
7.2.3.2	Modification of Public Key Firmware.....	97
7.2.3.3	Failure of the Entropy Source for the Random Number Generator.....	98
7.2.3.4	Interference Among Users of the Random Number Service.....	98
7.2.4	Data Compression Service Threats.....	98
7.2.4.1	Read/Write of Save/Restore Context.....	98
7.2.4.2	Stateful Behavior.....	98
7.2.4.3	Incomplete or Malformed Huffman Tree.....	99
7.2.4.4	Contrived Packet Stream.....	99
<b>8.0</b>	<b>Supported APIs.....</b>	<b>100</b>
8.1	Intel® QuickAssist Technology APIs.....	100
8.1.1	Intel® QuickAssist Technology API Limitations.....	100
8.1.1.1	Dynamic Compression for Data Compression Service .....	102



8.1.1.2	Maximal Expansion with Auto Select Best Feature for Data Compression Service .....	102
8.1.1.3	Maximal Expansion and Destination Buffer Size .....	104
8.1.2	Data Plane APIs Overview.....	104
8.1.2.1	IA Cycle Count Reduction When Using Data Plane APIs.....	105
8.1.2.2	Usage Constraints on the Data Plane APIs.....	106
8.1.2.3	Cryptographic and Data Compression API Descriptions.....	107
8.2	Additional APIs.....	107
8.2.1	Dynamic Instance Allocation Functions.....	108
8.2.1.1	icp_sal_userCyGetAvailableNumDynInstances.....	109
8.2.1.2	icp_sal_userDcGetAvailableNumDynInstances.....	109
8.2.1.3	icp_sal_userCyInstancesAlloc.....	110
8.2.1.4	icp_sal_userDcInstancesAlloc.....	110
8.2.1.5	icp_sal_userCyFreeInstances.....	111
8.2.1.6	icp_sal_userDcFreeInstances.....	111
8.2.2	IOMMU Remapping Functions.....	112
8.2.2.1	icp_sal_iommu_get_remap_size.....	112
8.2.2.2	icp_sal_iommu_map.....	112
8.2.2.3	icp_sal_iommu_unmap.....	113
8.2.2.4	IOMMU Remapping Function Usage.....	113
8.2.3	Polling Functions.....	114
8.2.3.1	icp_sal_pollBank.....	114
8.2.3.2	icp_sal_pollAllBanks.....	115
8.2.3.3	icp_sal_CyPollInstance.....	115
8.2.3.4	icp_sal_DcPollInstance.....	116
8.2.3.5	icp_sal_CyPollDpInstance.....	117
8.2.3.6	icp_sal_DcPollDpInstance.....	117
8.2.4	Random Number Generation Functions.....	118
8.2.4.1	icp_sal_drbgGetEntropyInputFuncRegister.....	119
8.2.4.2	icp_sal_drbgGetInstance.....	120
8.2.4.3	icp_sal_drbgGetNonceFuncRegister.....	120
8.2.4.4	icp_sal_drbgHTGenerate.....	121
8.2.4.5	icp_sal_drbgHTGetTestSessionSize.....	121
8.2.4.6	icp_sal_drbgHTInstantiate.....	122
8.2.4.7	icp_sal_drbgHTReseed.....	122
8.2.4.8	icp_sal_drbgIsDFReqFuncRegister.....	123
8.2.4.9	icp_sal_nrbgHealthTest.....	123
8.2.4.10	DRBG Health Test and cpaCyDrbgSessionInit Implementation Detail.....	124
8.2.5	User Space Access Configuration Functions.....	125
8.2.5.1	icp_sal_userStart.....	125
8.2.5.2	icp_sal_userStartMultiProcess.....	125
8.2.5.3	icp_sal_userStop.....	127
8.2.6	User Space Heartbeat Functions.....	128
8.2.6.1	icp_sal_check_device.....	128
8.2.6.2	icp_sal_check_all_devices.....	128
8.2.7	Version Information Function.....	129
8.2.7.1	icp_sal_getDevVersionInfo.....	129





## **Part 4: Applications and Usage Models..... 130**

### **9.0 Application Usage Guidelines..... 131**

9.1 Mapping Service Instances to Hardware Accelerators on the PCH.....	131
9.1.1 Processor and PCH Device Communication.....	132
9.1.2 Service Instances and Interaction with the Hardware.....	133
9.1.3 Service Instance Configuration.....	134
9.1.4 Guidelines for Using Multiple Intel® QuickAssist Instances for Load Balancing in Cryptography Applications.....	135
9.2 Cryptography Applications.....	138
9.2.1 IPsec and SSL VPNs.....	138
9.2.2 Encrypted Storage.....	139
9.2.3 Web Proxy Appliances.....	139
9.3 Data Compression Applications.....	140
9.3.1 Compression for Storage.....	140
9.3.2 Data Deduplication and WAN Acceleration.....	140

### **Appendix A Acceleration Driver Configuration File - Earlier File Format..... 142**

A.1 Configuration File Overview.....	142
A.2 General Section.....	143
A.2.1 General Parameters.....	144
A.2.2 QAT Parameters.....	144
A.2.3 Statistics Parameters.....	145
A.3 [AcceleratorX] Section.....	146
A.3.1 Interrupt Coalescing Parameters.....	146
A.3.2 Affinity Parameters.....	147
A.4 Logical Instances Section.....	148
A.4.1 [KERNEL] Section.....	148
A.4.1.1 Cryptographic Logical Instance Parameters.....	149
A.4.1.2 Data Compression Logical Instance Parameters.....	150
A.4.2 User Process Instance [xxxxx] Sections.....	151
A.5 Sample Configuration File (V1).....	152

### **Appendix B Glossary..... 159**



## Figures

1	I/O Optimized Platform Example.....	16
2	Bladed Platform Example.....	17
3	PCH SKU Identification Example.....	18
4	Software Architecture Overview.....	20
5	Kernel Space Response Ring Processing.....	23
6	Intel® QuickAssist Accelerator Ring Access.....	36
7	Ring Partitioning on the Chipset Device.....	36
8	Basic Software Context.....	37
9	Linux Software Context.....	38
10	Acceleration Driver Framework.....	39
11	Software Architecture for Kernel and User Space.....	41
12	User Space Memory Allocation at Initialization.....	42
13	User Space Process with Two Logical Instances.....	44
14	User Space Response Processing for Interrupt Mode.....	46
15	Stream of Compressed Data Split into Three Packets .....	56
16	Accelerator Software Consumes Data up to End of Header 2 where Error Code (-7) is Normally Generated .....	56
17	Unprocessed Data Appended to Next Packet .....	56
18	Packet Cut in the Middle of a Header.....	57
19	New Format of Packet 3 with Data Prepended from Previous Requests.....	57
20	Unprocessed Data for Incomplete Header.....	58
21	Ring Banks.....	69
22	Dynamic Compression Data Path.....	102
23	Amortizing the Cost of an MMIO Across Multiple Requests.....	106
24	Processor and PCH Device Components.....	132
25	Processor and PCH Device Communication.....	133
26	Service Instance Attributes and Hardware Components.....	134
27	Service Instance Configuration.....	135
28	Entities and Relationships for Load Balancing.....	136
29	Load Balancing Scenarios.....	137
30	Ring Banks.....	143
31	Ring Bank Affinity to Core for MSI-X Interrupts.....	147



## Tables

1	Heartbeat/GbE Watchdog Service Scenarios.....	53
2	Required Build Flags.....	63
3	Optional Build Flags.....	63
4	General Parameters.....	70
5	Statistics Parameters.....	73
6	Cryptographic Logical Instance Parameters.....	75
7	User Process [xxxxx] Sections Parameters.....	78
8	System Threat Categories.....	92
9	Attack Mechanisms and Examples.....	93
10	Attacker Privilege.....	93
11	Deployment Models.....	94
12	Service Instance Attributes.....	134
13	General Parameters - Earlier File Format.....	144
14	QAT Parameters - Earlier File Format.....	145
15	Statistics Parameters.....	145
16	Interrupt Coalescing Parameters - Earlier File Format.....	146
17	Ring Bank Affinity Parameters.....	148
18	Cryptographic Logical Instance Parameters - Earlier File Format.....	149



# **Part 1: Overview**



## 1.0 Introduction

---

This Programmer's Guide provides information on the architecture of the software and usage guidelines. Information on the use of Intel® QuickAssist Technology APIs, which provide the interface to acceleration services (cryptographic, data compression), is documented in the related QuickAssist Technology Software Library documentation (see [Product Documentation](#)).

### 1.1 Terminology

In this document, for convenience:

- Software package is used as a generic term for the Intel® Communications Chipset 8900 to 8920 Series software package.
- Platform Controller Hub (PCH) is used as a generic term for the Intel® Communications Chipset 8900 to 8920 Series.
- Accelerator is used as a generic term for the Intel® QuickAssist Accelerator device(s) integrated in the Intel® Communications Chipset 8900 to 8920 Series.
- Acceleration drivers is used as a generic term for the software that allows the QuickAssist Software Library APIs to access the Intel® QuickAssist Accelerator device(s) integrated in the Intel® Communications Chipset 8900 to 8920 Series.
- Mobile platform is used as a generic term for a platform that combines Intel® Xeon® and Intel® Core™ Processors For Communications Infrastructure with the Intel® Communications Chipset 8900 to 8920 Series.
- Server platform is used as a generic term for a platform that combines Intel® Xeon® Processors with the Intel® Communications Chipset 8900 to 8920 Series.

Refer to [Glossary](#) on page 159 for the definition of acronyms and other terms used in this document.

### 1.2 Document Organization

This document is organized as follows:

- Part 1: Provides an overview of the supported hardware and an overview of the software architecture.
- Part 2: Describes the core and chipset drivers provided in the software package.
- Part 3: Describes the acceleration drivers included in the software package.
- Part 4: Provides information on specific applications and software usage models.

A glossary of the terms and acronyms used in this guide is provided at the end of the document.

### 1.3 Product Documentation

Documentation supporting the software package includes:



- *Intel® Communications Chipset 8900 to 8920 Series Software Release Notes*
- *Intel® Communications Chipset 8900 to 8920 Series Software for Linux\* Getting Started Guide*
- *Intel® Communications Chipset 89xx Series Software for FreeBSD\* Getting Started Guide*
- *Intel® Communications Chipset 89xx Series Software for Windows\* Getting Started Guide*
- *Intel® Communications Chipset 8900 to 8920 Series Software Programmer's Guide* (this document)

Related QuickAssist Technology Software Library documentation includes:

- *Intel® QuickAssist Technology API Programmer's Guide*
- *Intel® QuickAssist Technology Cryptographic API Reference Manual*
- *Intel® QuickAssist Technology Data Compression API Reference Manual*

Other related documentation:

- *Intel® QuickAssist Technology Acceleration Software OS Porting Guide*
- *Using Intel® Virtualization Technology (Intel® VT) with Intel® QuickAssist Technology Application Note*
- *Intel® Communications Chipset 89xx Series External Design Specification (EDS)*
- *Supported Ethernet PHY Devices for the Intel® Communications Chipset 89xx Series Application Note*
- [General Purpose I/O \(GPIO\) Use in Software Application Note](#)
- [Intel® 82580 Quad/Dual Gigabit Ethernet Controller Data Sheet](#)
- *Intel® Xeon® Processor (storage) - External Design Specification (EDS) Addendum - Rev. 1.1* (Reference: 503997)

## 1.4 Typographical Conventions

The following conventions are used in this manual:

- `Courier font` - file names, path names, code examples, command line entries, API names, parameter names and other programming constructs
- *Italic text* - key terms and publication titles
- **Bold text** - graphical user interface entries and buttons



## 2.0 Platform Overview

---

The mobile and server platforms described in this manual are follow ons to previous generation platforms that continue to reduce power, reduce footprint and increase performance for communications infrastructure systems. The platforms deliver leadership solutions with GB/s Ethernet\* MACs and Intel® QuickAssist Technology hardware: the acceleration for cryptography and data compression.

### 2.1 Platform Synopsis

At a high level, the platform pairs an Intel® architecture processor with the Intel® Communications Chipset 8900 to 8920 Series. Functionally, Intel® Communications Chipset 8900 to 8920 Series can be most easily described as a Platform Controller Hub (PCH) that includes both standard PC interfaces (for example, PCI Express\*, SATA, USB and so on) together with accelerator and I/O interfaces (for example, Intel® QuickAssist Accelerator and GigE).

- For I/O-optimized applications, Intel® Xeon® and Intel® Core™ Processors For Communications Infrastructure are paired with the Intel® Communications Chipset 8900 to 8920 Series. [Figure 1](#) on page 16 is a block diagram of the Intel® Xeon® Processor E3-1125C with Intel® Communications Chipset 8910 Development Kit, codenamed Stargo. See the *Intel® Xeon® Processor E3-1125C with Intel® Communications Chipset 8910 Development Kit User Guide* for detailed information.
- For bladed applications, Intel® Xeon® Processors are paired with the Intel® Communications Chipset 8900 to 8920 Series. [Figure 2](#) on page 17 is a block diagram of the Intel® Xeon® Processor E5-2658 and E5-2448L with Intel® Communications Chipset 8920 Development Kit, codenamed Shumway. See the *Intel® Xeon® Processor E5-2658 and E5-2448L with Intel® Communications Chipset 8920 Development Kit User Guide* for detailed information.

### Figure 1. I/O Optimized Platform Example









Figure 2. Bladed Platform Example



## 2.2 Determining the PCH SKU Type

Determine the PCH SKU type as follows:

1. Find out the bus, slot and function of the PCH devices:

```
[root@localhost ~]# lspci -d 8086:0434
```

```
03:00.0 Co-processor: Intel Corporation Device 0434 (rev 10)
82:00.0 Co-processor: Intel Corporation Device 0434 (rev 10)
```


This displays the PCI configuration space for the 0434 device. In the case of the first entry, the bus number=0x03, the device number=0x0 and the function number=0x0.

2. Read the config space using the command:

```
[root@localhost ~]# od -tx4 -Ax /proc/bus/pci/03/00.0
```

where:

- -tx4 displays the output in a readable 4-bytes word format



- -Ax specifies Hex. format
3. Read the 0x00040 offset specifically using the command:

```
[root@localhost ~]# od -tx4 -Ax /proc/bus/pci/03/00.0 | grep 000040
```

This gives an output similar to the following:

```
000040 00000000 00000000 00010000 0bb80000
```

*Note:* The word starts at 0x4C.

4. Read the last element of the 0x00040 offset using the following command:

```
[root@localhost ~]# od -tx4 -Ax /proc/bus/pci/03/00.0 | grep 000040 | awk '{print $5}'
```

```
# od -tx4 -Ax /proc/bus/pci/03/00.0 | grep 000040 | awk '{print $2}'
```

This gives an output similar to the following:

```
0bb80000
```

### Example


Specific bits in this output determine the SKU type depending on the silicon stepping as indicated in the following table.

Silicon	Bits to Check	SKU Type
A0	17:16 = 00	SKU 4
B0	22:19 = 0111	SKU 4
	22:19 = 0110 and 17:16 = 01	SKU 3
	22:19 = 0110 and 17:16 = 10	SKU 2
Cx	Same as B0.	

Assuming a B0 stepping device, if the 0x0bb80000 output from the command is analyzed in binary form as shown in the following figure, it can be determined that bits 22:19 are 0111, indicating SKU 4.

**Figure 3. PCH SKU Identification Example**

0b b 8 0 0 0 0																																			
Bit 32				Bit 28				Bit 24				Bit 20				Bit 16				Bit 12				Bit 8				Bit 4				Bit 0			
0	0	0	0	1	0	1	1	1	0	1	1	1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0					



## 2.3 Determining the PCH Device Stepping

Determine the PCH stepping as follows:

1. Find out the bus, device, and function of the PCH device.
2. Read the config space using the command:

```
# od -tx1 -Ax /proc/bus/pci/<bus number>/<device number>.<function number>
```

3. Look at offset 0x08 (Revision ID register for the device) from the beginning of PCI Configuration Space for the PCH device.

The following is the bit definition of the *Revision ID* register, an 8-bit register with bits[07:00].

bits[07:04] identify the "Major Revision":

```
0000 = A stepping
0001 = B stepping
0010 = C stepping
0011 = D stepping
```

bits[03:00] identify the "Minor Revision":

```
0000 = x0 stepping
0001 = x1 stepping
0010 = x2 stepping
0011 = x3 stepping
```

### Example

For example, if you find the PCH device at bus number 02, device number 00 and function 0 then, the command to enter is:

```
# od -tx1 -Ax /proc/bus/pci/02/00.0 | grep 000000
```

This gives an output similar to the following:

```
000000 86 80 34 04 06 00 10 00 00 00 40 0b 00 00 80 00
```

[0x08] (in bold face above) = 0x00, which is 0000\_0000, in binary form bits[07:00]:

- bits[07:04] is the Major Revision, 0000 indicates an A stepping.
- bits[03:00] is the Minor Revision, 0000 indicates an x0 stepping.

Therefore, the PCH device is an A0 stepping.


## 3.0 Software Overview

In addition to the hardware mentioned in [Platform Overview](#), the respective platforms have critical software components that are part of the offering. The software includes drivers and acceleration code that runs on the Intel® architecture (IA) CPUs and on the accelerators in the PCH.

### 3.1 High-Level Software Architecture Overview

The primary components that describe the high-level architecture are shown in the following figure.

**Figure 4. Software Architecture Overview**



The main software components are:

- **Pre-boot Firmware**

The Intel® Communications Chipset 8900 to 8920 Series(PCH) pre-boot firmware (provided by an IBV) executes when the system is reset or powered up. It initializes and configures system memory, chipset functions, interrupts, console devices, disk devices, integrated I/O controllers, PCI buses and devices, and additional application processors (AP) if present. IBV pre-boot firmware solutions are available to support both the legacy BIOS interface and the newer Unified Extensible Firmware Interface (UEFI).



- **Standard OS Drivers**

These drivers (provided in a standard OS distribution) include support for standard peripherals on a traditional Intel® architecture platform such as USB, SATA, Ethernet\* and so on. Intel provides a patch to the OS so that it recognizes the Device IDs (DIDs). These standard OS drivers are described in Part 2: of this manual.

- **Acceleration Software Subsystem**

A subsystem (provided by Intel) which includes the software components that provide acceleration to applications running on the PCH. It contains the following:

- **Services (Cryptographic, Data Compression)**

Includes the firmware that drives the various workload slices in the accelerators, and the associated Intel® architecture Service libraries that expose these workloads via APIs. The Service libraries use the Acceleration Driver Framework (ADF) to plug into the OS and gain access to the hardware to communicate with the firmware. The architecture for this subsystem is detailed in Part 3: [Acceleration Drivers](#) on page 34 of this manual.

- **Intel® QuickAssist Technology APIs**

The Intel® QuickAssist Technology APIs provide service level interfaces for customer applications or Ecosystem Middleware to access the accelerator(s) in the PCH. More detail on the APIs and associated architecture is detailed in Part 3: "Acceleration Drivers" of this manual.

- **Acceleration Driver Framework (ADF)**

The Acceleration Driver Framework (ADF) includes infrastructure libraries that provide various services to the different software components of the acceleration drivers. The software framework is used to provide the acceleration services API to the application. A configuration file enables customization of system operation. See [Configuration File Overview](#) on page 69 for more information.

- **Open Source Frameworks**

This layer includes open source stacks, such as the Linux Kernel Crypto framework, zlib, and OpenSSL. The software package works to integrate the Intel® QuickAssist Technology APIs with these stacks using patch layers. These open source stacks are not developed or provided by Intel.

- **Patch Layers**

As described above, the PCH integrates with different OS stacks and Ecosystem Middleware using patch layers (translation layers). These patch layers may be developed by Intel or ecosystem vendors.

- **Customer Applications**

Customer applications may connect to the Services directly via the Intel® QuickAssist Technology API or may connect through the supported open source frameworks and associated patches.

Such applications can migrate to the PCH with little or no change provided that the Intel® QuickAssist Technology APIs are integrated with the OS stack or middleware used.



## 3.2 Logical Instances

A logical instance may be thought of as a channel to the hardware. A logical instance allows an address domain (that is, kernel space and individual user space processes) to configure the rings to be used by that address domain and to define the behavior of that ring.

### 3.2.1 Response Processing

Each logical instance may be configured to operate in one of two modes:

- Interrupt mode
- Polled mode

#### 3.2.1.1 Interrupt Mode


When configured in interrupt mode, the Accelerator Driver Framework (ADF) registers an interrupt handler for response ring processing.

As the latency in servicing an interrupt may be costly, the hardware assisted ring provides a mechanism to amortize the cost of an interrupt into a single interrupt that may service multiple responses. The interrupt coalescing section of the configuration file allows the user to select the mechanism to amortize response interrupts using either a time-based interrupt scheme or a number-of-responses-based scheme.

The ADF registers an interrupt handler to service the ring bank interrupt. When an interrupt fires, the ADF services the interrupt and creates an interrupt handler bottom half<sup>1</sup> to consume the responses from the response ring. When MSI-X is supported, the bottom half of the interrupt handler is created and affinitized to the configured core. Configuration of this feature is available in the legacy variant of the configuration file only; see [Interrupt Coalescing Parameters](#) on page 146 for details. Callbacks to the application code occur in the context of this tasklet. This sequence is shown in the following figure (the full sequence has been reduced for clarity).

---

1 Linux (and other operating systems) split an interrupt handler into two halves. The so-called "top half" is the routine that actually responds to the interrupt, that is, the one you register with `request_irq`. The "bottom half" is a routine that is scheduled by the top half to be executed later, at a safer time.

**Figure 5. Kernel Space Response Ring Processing**

### 3.2.1.2 Polled Mode

If the cost of servicing an interrupt and scheduling the interrupt handler bottom half is not desired, a user can choose to disable interrupts and poll for responses. This mechanism can be configured on a per logical instance basis by setting the `DcXIsPolled` attribute of a logical instance in the configuration file to 1. See [Cryptographic Logical Instance Parameters](#) on page 75 and [Data Compression Logical Instance Parameters](#) on page 76 for more information. When configured to 1, the ADF does not service interrupts for that logical instance.

The ADF provides a set of APIs to allow the client to poll a single bank or all banks on a given accelerator:

- [icp\\_sal\\_pollBank](#) - Poll the rings on the given bank number for a given accelerator.
- [icp\\_sal\\_pollAllBanks](#) - Poll the rings on all banks for a given accelerator.

The Service Access Layer (SAL) provides an API to poll on an individual logical instance:

- [icp\\_sal\\_CyPollInstance](#) - Poll a specific cryptographic (Cy) logical instance
- [icp\\_sal\\_DcPollInstance](#) - Poll a specific data compression (Dc) logical instance

See [Polling Functions](#) for details on all the polling functions.




### **3.3 Operating System Support**

The software package supports the Linux\*, FreeBSD\* and Windows\* operating systems. The Acceleration driver is validated with the Linux operating system only. Details of the specific operating system versions supported depend on the release version. See the Release Notes for your release version for details on the specific operating system support provided in that release version.

### **3.4 OpenSSL\* Library Inclusion and Usage**

The Intel® Communications Chipset 8900 to 8920 Series Linux\* package is distributed with an OpenSSL library file. This library file has certain dependencies that will be met in most cases. In the event that these dependencies are not met, it may be necessary to build OpenSSL on the development platform and link any ProductNameShort applications to the relevant OpenSSL library.





## **Part 2: Core and Chipset Drivers**



## 4.0 Embedded Drivers

---

In general, the software package can be described as containing two kinds of drivers:

- Embedded Drivers - These drivers are enumerated in this chapter.
- Acceleration Drivers - These drivers are described in [Acceleration Drivers Overview](#) on page 35.

### 4.1 Overview

The mobile and server platforms support the following embedded drivers:

- USB
- SATA (supports two ports)
- LPC (includes WDT and Serial I/O)
- SPI
- GPIO
- GbE
- Crystal Beach DMA (server platform only)
- Non-Transparent Bridge (server platform only)
- Memory Scrubbing (mobile platform only)

When more than one PCH device is present on a platform, only one of the PCH devices has the standard PC drivers enabled; the others make only the PCIe\* end-point visible.

### 4.2 USB Drivers

The PCH provides one EHCI USB2 Host Controller with six ports. The Enhanced Host Controller Interface (EHCI) provides a standard register interface to USB 2.0. There is also the ability to access these same six ports via the Universal Host Controller Interface (UHCI), the previous generation register interface, which only supports USB 1.1. The following features are provided:

- USB Rate Matching Hub
- Two debug ports
- Supports wake up from S1-S5
- Legacy keyboard/mouse software with USB keyboard/mouse
- Per port USB disable
- VCp for isochronous traffic (VC0 for asynchronous)
- Capability to use reduced Frame List Sizes
- Support for hot plug and surprise removal



The following limitations apply:

- USB-Redirect, which provides the ability for a remote management agent to gain access through the NIC and act as if it were a local USB device (typically a keyboard or mouse), is not supported.
- *USB on the Go* is not supported in the PCH.

## 4.3 SATA Drivers

The PCH provides up to two SATA Controllers, supporting two SATA Ports. Advanced Host Controller Interface (AHCI), the SATA standard register interface, is supported (on one function, as described below).

The features are as follows:

- Integrated DMA operations on two ports
- SATA Gen2 support, 300 MB/s on each port
- Per port activity LEDs
- Multiple MSI message vectors
- Dynamic AFE Squelch
- Legacy IDE software interface supported as configuration option (in BIOS)

Two modes are supported in the SATA Controller:

- AHCI
- Legacy IDE

When in AHCI mode, the SATA Controller only exposes one PCI function, Device 31 Function 2 (D31F2). When in Legacy IDE mode, an additional function is exposed, Device 31 Function 5 (D31F5).

This is controlled through the register offset 90h MAP, Port Mapping Register. Bit 5 is the SATA Port to controller Config register (SC).

- When this bit is '0' (Legacy Mode):
  - Up to four SATA ports are in the D31F2 controller with port[3:0]. In the PCH, none of these ports are enabled.
  - Up to two SATA ports are available in the D31F5 controller with port[5:4] (according to SATA pin list). These are the two implemented SATA ports.
- When this bit is '1' (AHCI Mode):
  - Up to six SATA ports are in the D31F2 controller with port [5:0]. Only Ports 4 and 5 are enabled.

No SATA port is available in the D31F5 controller. For operation in IDE mode, this bit should be '0'. Legacy Mode offers less performance than AHCI mode and therefore should only be used in OSs where AHCI is not available.

In AHCI mode, it is the AHCI Port Disable bit that allows a driver to know if a given SATA Port exists (this is in the Port Mapping Register). Therefore, in the Intel® Communications Chipset 8900 to 8920 Series, Ports 0 through 3 are disabled.



## 4.4 LPC Device

The PCH provides the Low-Pincount (LPC) interface. This interface:

- Allows connection of devices such as Super I/O, micro controllers, customer ASICs
- Supports two master/DMA devices
- Uses a memory size up to 8 MB

In addition, the WDT and Serial I/O are integrated into the LPC. Note that there is no separate LPC driver as such, instead, there are the drivers for the devices on the LPC bus, specifically separate drivers for WDT and Serial I/O.

### 4.4.1 Watch Dog Timer Drivers

The PCH includes Serial I/O and Watch Dog Timer (WDT) as part of the LPC. The WDT features are as follows:

- 33 MHz Clock (30 ns clock ticks)
- Multiple Modes (WDT and Free-Running)
- Timer can be disabled (default state) or Locked
- WDT Automatic Reload of Preload value when WDT Reload Sequence is performed

*Note:* The WDT driver is not part of any standard Linux\* distribution and is provided as sample code only.

*Note:* In addition to the WDT described above, there are two other watch dog entities available in the system:

- TCO Watch dog (Total Cost Ownership/System Management Watch dog); a kernel patch has been submitted for this driver against Linux kernel version 2.6.xx
- Per-Thread watch dog - (device ID 0x2360)

### 4.4.2 Serial I/O Drivers

The serial I/O has the following features:

- Two Full Function 16550 Compatible Serial Ports
- Configurable I/O addresses and interrupts
- 16-Byte FIFOs
- Supports up to 115 Kbps
- Programmable Baud Rate Generator
- Modem Control Circuitry
- 14.7456 MHz, 33 MHz, and 48 MHz supported for UART baud clock input

## 4.5 SPI Drivers

The PCH supports a single SPI interface. The SPI is used to connect the Flash device used to boot the system. Its features include:

- Supports up to two 16 MB devices (two chip selects)



- Supports the SPI Fast Read instruction
- Hardware decompression for Acceleration Engine Sx Operation

**Note:** The SPI drivers are not part of any standard Linux\* distribution and are provided as sample code only.

## 4.6 GPIO Drivers

The PCH supports GPIO pins some of which are available for customer use. See the *External Design Specification* for more information.

A GPIO driver is not provided. Instead, illustrative code is provided that shows how the GPIOs can be used. See the [General Purpose I/O \(GPIO\) Use in Software Application Note](#) for more information.

## 4.7 Gigabit Ethernet Drivers

The Gigabit Ethernet controller on the PCH is a quad port 1Gb Ethernet controller. It inherits all the functionality of the standalone Intel® 82580 Quad/Dual Gigabit Ethernet Controller (see the datasheet at <http://download.intel.com/design/network/datashts/321027.pdf> for feature support).

Differences between the PCH GbE Controller and 82580 devices are as follows:

- In the PCH device, the MAC is integrated; for the 82580 device, the MAC is separate.
- The MAC integrated in the PCH device does not include an internal PHY. For PHY support, see the *Supported Ethernet PHY Devices for the Intel® Communications Chipset 89xx Series Application Note*.
- A PCH Internal Bus Endpoint (CPP) replaces the PCIe\* endpoint.

Ethernet\* drivers and utilities from Intel are available as standalone drivers or have been upstreamed to operating system kernels as follows:

- Standalone Linux\* igb and FreeBSD\* igb drivers are available from Intel at <http://downloadcenter.intel.com/>.
- Standalone Linux\* igb driver and utilities are available at <http://sourceforge.net/projects/e1000/?source=directory>.
- The upstreamed Linux\* kernel igb driver source is available at <http://git.kernel.org/?p=linux/kernel/git/stable/linux-stable.git;a=tree;f=drivers/net/ethernet/intel/igb;h=06d89346297de5af145c2f8ac40e417ec6f896e8;hb=HEAD>.
- The upstreamed FreeBSD\* kernel igb driver source is available at <http://www.freebsd.org/cgi/cvsweb.cgi/src/sys/dev/e1000/>.
- Windows Embedded Standard 7 (32-bit and 64-bit) and Windows Server 2008 (64-bit).

Related drivers include:

- PXE/OROM – Preboot environment driver for legacy BIOS
- PXE/UEFI – Preboot environment driver for the EFI Development Kit I (EDK I)

All drivers support:



- External PHYs (see the *Supported Ethernet PHY Devices for the Intel® Communications Chipset 89xx Series Application Note*)
- Small Form Pluggable (SFP)
- Backplane Mode (SerDes)

## 4.8 Crystal Beach DMA Application

**Note:** The Crystal Beach (CB) DMA application is supported on server platforms only.

Crystal Beach (CB) technology provides a set of chipset functions that allow discrete PCI Express\* (PCIe\*) adapters to achieve higher performance while decreasing adapter cost. The main features of CB are as follows:

- Supports write operations from memory to I/O, but not from I/O to memory
- Instantiated as a root complex integrated PCIe end point device
- Chipset DMA that is controllable by software executing on the processor
- PCI Express enhancements such as relaxed ordering
- A standardized software interface for controlling and accessing DMA features
- One MSI or MSI-X vector supported per CB channel/function
- SR-IOV support is not provided in the hardware
- Support for Asynch\_tx on the CB driver

There are eight software visible CB DMA engines, visible as PCI functions. Each engine has one channel. Each can be independently operated, and in a virtualized system each can be independently assigned to a VM. In the PCH, all eight channels are DMA engines.

For Linux\*, Crystal Beach uses *asynch\_tx*. Refer to the [Asynchronous Transfers/Transforms API](#) document for a description. Other operating systems are not supported.

**Note:** The CB DMA application is not part of any standard OS distribution and is provided as sample code only.

For more information on the Crystal Beach (CB) DMA feature, see the *Intel® Xeon® Processor (storage) - External Design Specification (EDS) Addendum - Rev. 1.1* (Reference: 503997).

## 4.9 Non-Transparent Bridge (NTB) Driver

**Note:** The Non-Transparent Bridge (NTB) driver is only supported on Shumway.

On server platforms, one of the root ports may be converted to a Non-Transparent Bridge (NTB) device interface. While a transparent bridge simply forwards requests and responses from one side to the other using the PCIe\* header for routing, an NTB is used to isolate one root complex from another and to selectively allow specific memory range forwarding.



In a typical system, when an NTB is enabled, it exposes primary and secondary sides to the host and remote systems respectively. The NTB is seen as a Root Complex Integrated Endpoint (RCiEP) from the primary side. As such, the NTB device behaves mainly as a PCIe endpoint device with a couple of different rules as follows:

- It does not support OS power management that is separate from the chipset
- It cannot support I/O (as opposed to MMIO) requests

The BIOS will configure the PCIe port as one of the following possible configurations:

- A PCIe root port
- An NTB that is connected to a second NTB on another system, called back-to-back (B2B)
- An NTB that is connected to a second system's PCIe root or switch port, called classic-to-root port (CL-RP)

The software package includes a set of device drivers provided as sample code for use by the client software to support each of the NTB configurations.

The NTB device exposes a Type-0 PCIe configuration space on each side. The upstream side nearest the CPU is visible as a Type-0 Root Complex Integrated Endpoint (RCiEP) and the downstream secondary side exposes itself to another system as a PCIe Endpoint (EP).

**Note:** The NTB driver is not part of any standard Linux\* distribution and is provided as sample code only.

See the [Intel® Xeon® Processor C5500/C3500 Series Non-Transparent Bridge Programmer's Guide](#) for more information.

## 4.10 Memory Scrubbing Driver

**Note:** The Memory Scrubbing driver is supported on mobile platforms only.

For mobile platforms, a software memory scrubbing driver is provided. This driver performs the RAS features of Demand Scrubbing and Patrol Scrubbing that are not available through the hardware in this device.

- Demand scrubbing - Demand scrubbing is based on polling the ECC ERRLOG for reported memory errors. The scrubbing interval is configurable with a default setting of once per second.
- Patrol scrubbing - With Patrol Scrubbing, all memory is accessed once a day to check for errors.

The driver checks if errors exist and, if correctable, writes the correct value back to RAM. Single bit errors can be scrubbed and corrected. Multiple bit errors are recognized as not correctable and will be reported as such.

**Note:** Errors can only be identified and corrected on ECC-enabled RAM.



**Note:** The Memory Scrubbing driver runs on platforms that contain a processor from the Intel® Xeon® and Intel® Core™ Processors For Communications Infrastructure family with ECC RAM and scrubs the memory (patrol and demand). However, test scripts that use the ECC error injection mechanism cannot be used since that mechanism requires the BIOS to unlock access to certain memory controller registers that are typically locked (and should be locked in a production system for security reasons). You will need to work with your Independent BIOS Vendor (IBV) to provide a version of the BIOS that contains the unlocked memory control registers if that is the appropriate option. An alternative that allows the testing of this feature is to use a more-expensive hardware ECC error injection solution (that is, ECC DIMMs with error injection capabilities).

This driver is provided for Linux\* only and is released under dual license, BSD and GPL.

## 4.11 Intel Technology Support

The platforms described in this manual support the following Intel technologies:

- Intel® Virtualization Technology (Intel® VT)
- Intel® 64 architecture
- Intel® Simultaneous Multi-Threading (Intel® SMT)

See the following topics for short descriptions and pointers to more detailed information.

### 4.11.1 Intel® Virtualization Technology (Intel® VT)

Hardware-assisted Intel® Virtualization Technology (Intel® VT) provides greater flexibility and maximum system utilization by consolidating multiple environments into a single server, workstation, or PC. With fewer systems required for the same tasks, Intel® VT delivers:

- Simplified resource management, increasing IT efficiency.
- Greater systems reliability and availability, reducing corporate risk and real-time losses from downtime.
- Lower hardware acquisition costs with increased utilization of the machines you already have.

The platforms described in this manual support the following:

- Intel® Virtualization Technology (Intel® VT-x); (see <http://www.intel.com/technology/virtualization/technology.htm>)
- Intel® Virtualization Technology for Directed I/O (Intel® VT-d); (see <http://www.intel.com/technology/itj/2006/v10i3/2-io/1-abstract.htm>)
- Intel® Virtualization Technology for Connectivity (Intel® VT-c); (see <http://www.intel.com/network/connectivity/solutions/vmdc.htm>)
  - Virtual Machine Device Queues (VMDq); (see [http://www.intel.com/network/connectivity/vtc\\_vmdq.htm](http://www.intel.com/network/connectivity/vtc_vmdq.htm))

Intel® VT also complements the Single Root I/O Virtualization and Sharing (SR-IOV) specification created by the Peripheral Component Interconnect Special Interest Group\* (PCI-SIG\*).





In software release version 1.2 and later, the acceleration driver supports simultaneous access of the acceleration hardware from a Virtual Machine (VM) through a Virtual Function (VF) and a Virtual Machine Manager (VMM) through a Physical Function (PF).

For specific detail, see the *Using Intel® Virtualization Technology (Intel® VT) with Intel® QuickAssist Technology Application Note*.

#### 4.11.2 Intel® Simultaneous Multi-Threading (Intel® SMT)

Intel® Simultaneous Multi-Threading (Intel® SMT) technology is an architectural feature of a processor that allows multiple threads to issue instructions on each cycle. In other words, SMT allows the functional units that make up the processor to work on behalf of more than one thread at the same time.

#### 4.11.3 Intel® 64

Intel® 64, formerly known as Intel® Extended Memory 64 Technology (EM64T), allows server, workstation, and desktop platforms to access larger amounts of memory. This enhancement allows a processor to run newly written 64-bit code and access larger amounts of memory than 32-bit code. Intel 64 is often referred to as “64-bit extensions” to the Intel architecture 32-bit (IA-32).

See <http://www.intel.com/technology/intel64/index.htm> for more information.

### 4.12 Other Supported Technologies and Standards

The platforms described in this manual also support:

- Intel® AES New Instructions (Intel® AES-NI) - See <http://software.intel.com/en-us/articles/intel-advanced-encryption-standard-instructions-aes-ni/> for details.
- Intel® Advanced Vector Extensions (Intel® AVX) - See <http://software.intel.com/en-us/avx/> for more information.
- Asynchronous DRAM Refresh (ADR) - See the white paper at [http://pcache-www.intel.com/cd/00/00/45/60/456090\\_456090.pdf](http://pcache-www.intel.com/cd/00/00/45/60/456090_456090.pdf) for more information.

*Note:* ADR is supported on the server platforms only.



## **Part 3: Acceleration Drivers**



## 5.0 Acceleration Drivers Overview

---

In general, Intel® Communications Chipset 8900 to 8920 Series can be described as containing two kinds of drivers:

- Embedded Drivers - These drivers are described in [Embedded Drivers](#) on page 26.
- Acceleration Drivers - These drivers are described in this chapter.

For each supported acceleration service (Cryptographic, Data Compression), the following application usage models are supported:

- Kernel mode, where both the application and the service(s) are running in kernel space.
- Direct user space access to services running in user space. In this model, both the application and service(s) are running in user space and access to the hardware is also performed from user space. The kernel space driver is needed to perform the mapping for user space access.

The Acceleration Drivers are supported on 64-bit and 32-bit kernels. 32-bit user space applications are supported on 32-bit and 64-bit kernels.

For Linux\*, the acceleration drivers are provided for both user and kernel space. A porting guide is available that provides guidance on porting the software to other Operating Systems including RTOSs that do not distinguish between user and kernel space. Refer to the *Intel® QuickAssist Technology Acceleration Software OS Porting Guide* for additional information.

### 5.1 Hardware Assisted Rings


Hardware assisted rings are used as the communication mechanism to transfer requests between the CPU and the accelerator(s) on the chipset device and vice-versa. The hardware supports 256 rings, each with head and tail Configuration Status Register (CSR) pointers that are mapped to PCIe\* memory on the CPU. The rings may be configured as:

- Request rings, where the CPU is a producer and the accelerator is a consumer
- Response rings, where the accelerator is a producer and the CPU is a consumer

The rings have a default size of 256 entries each (request and response). The CPU may be arranged as a producer or a consumer on a ring, but cannot be both a consumer and producer on the same ring, as shown in the following figure. This is to avoid atomicity issues associated with multiple writers.

**Note:** The rings are configured and serviced by the provided kernel space driver for use by the application either in kernel or user space.

**Figure 6. Intel® QuickAssist Accelerator Ring Access**




Rings are grouped into *ring banks* with each ring bank containing 16 rings, and there are 8 ring banks for each accelerator.

For each ring bank, hardware supports the generation of the interrupt when data is available for processing on the response ring within the bank.

On each accelerator in the chipset device, there are eight independent ring banks. Each ring bank has an associated ring interrupt. If the OS supports MSI-X interrupts, the response may be directed to any core on system. This allows an even distribution of response processing among the cores on the system. The configuration of bank interrupts and core affinity is detailed in [Affinity Parameters](#) on page 147.

Depending on the chipset device model number, there are up to two accelerators on the device. The following figure shows an overview of the rings, ring banks and accelerators for a single chipset.

**Figure 7. Ring Partitioning on the Chipset Device**






## 5.2 Basic Software Context for Acceleration Drivers

The following figure depicts the basic OS-agnostic software model for the acceleration drivers.

**Figure 8. Basic Software Context**




The key elements of this model are as follows:

- The firmware encompasses software executing on the accelerator(s).
- Intel® architecture software entities that fall into two groups:
  - Driver level entities - CryptoAcc, CompressAcc, and the Intel® QuickAssist Technology API
  - Application level entities - application clients
- Application-level software that runs on Intel® architecture.
  - Application entities executing at an Intel® architecture level that make use of the accelerators via the Intel® QuickAssist Technology APIs.

## 5.3 Linux\* Software Context for Acceleration Drivers

The following figure shows an example of the Linux\* operating environment for the Acceleration Driver Framework.

**Figure 9. Linux Software Context**



The Services support applications in kernel space as well as user space. User space access is hardware direct access with mapping from kernel space driver. Catering for these access options provides full flexibility in the use of the accelerator.

The driver architecture supports simultaneous operation of multiple applications using any and all combinations of acceleration access options. However, some limitations apply. These are called out clearly in following topics.

**Note:** The applications identified in the figure above are examples only and do not serve as an statement of intent for enabling.


**Note:** Software packages for patches, such as OpenSSL, Linux Kernel Crypto Framework, and NetKey and zlib are distributed separately. See [Product Documentation](#) on page 13. You will need an Intel Business Link (IBL) account and a subscription to the Electronic Design Kit (EDK).

## 5.4 Acceleration Drivers

The Acceleration Driver is divided into a number of functional components as shown in the following figure. The figure shows the basic driver framework.



**Figure 10. Acceleration Driver Framework**



### 5.4.1 Framework Overview

An acceleration driver contains a number of logical units that are primarily exposed via the Intel® QuickAssist Technology APIs. Figure 10 on page 39 depicts the main components of the driver. These are:

- **Service Access Layer (SAL)**

Provides the main access to the acceleration services of the accelerator. Each service is provided by a service entity in that layer. Though contained in a single logical layer, each service is separate and distinct and as such services do not depend on each other.

- **Acceleration Driver Framework (ADF)**

An acceleration driver provides a supporting framework which contains services that the SAL depends on and also provides the hardware level interactions for PCI in particular, including PCI registration and interaction.

### 5.4.2 Service Access Layer

The Service Access Layer (SAL) is responsible for providing access to the individual acceleration services contained in the accelerator. As shown in Figure 10 on page 39, the layer is made up of the individual services as well as an Initialization and Control component.

This layer is largely OS-agnostic. In particular, the layer is designed in such a way as to allow it to operate in kernel space as well as user space Linux\* environments.

The primary responsibilities of this layer are as follows:



- Register for notification of, query, observe and handle initialization/discovery/error events from the ADF framework. The layer initializes and stops services based on the state of the accelerator as indicated by ADF.
- Initialize the service layers based on the settings in a configuration file.
- Initialize and model the logical accelerator instances as configured in the configuration file.
- Be aware of the execution context for the SAL, that is, whether operating as a driver in kernel space or a library in user space and perform the necessary initializations required.
- Process Intel® QuickAssist Technology API functions and pass them on as requests to the firmware.

### 5.4.3 Acceleration Driver Framework

This topic outlines the services in the ADF that the SAL depends on.

Services include:


- **Events:** The SAL relies on the ADF for an event notification function with which the SAL registers to get notified of key runtime events. It uses these events to trigger initialization and shutdown operations in particular. The SAL also queries the ADF for the status.
- **Discovery:** The ADF framework is responsible for all hardware level discovery and provides notification to the SAL when accelerator discovery events occur such as accelerator plug and play events.
- **Download & Init:** The ADF framework takes care of the download and starting of the firmware. The ADF notifies the SAL that the firmware is downloaded and started.
- **Ring Control and Access:** The ADF provides the mechanism by which the accelerator rings are configured, including the enabling of interrupts on ring sets. In addition, the ADF abstracts the communication mechanism with the accelerator.
- **Configuration:** ADF provides access to the configuration text files used to configure an acceleration driver. Some elements of the configuration file such as ring bank configuration belong to the ADF itself, while other settings are owned by the SAL. The ADF provides the mechanism by which the SAL gets access to the configuration settings.
- **OS Abstraction:** The SAL layer is OS independent and makes use of the OSAL provided as part of the ADF.

**Note:** When operating in user space, the SAL should be considered to have the same dependencies on the ADF as it does in kernel space.

### 5.4.4 Acceleration Driver Configuration File

An acceleration driver has a configuration file that is used to configure the driver for runtime operation. There is a single configuration file for each PCH device in the system. The configuration file format is described in [Acceleration Driver Configuration File](#) on page 69. The older legacy configuration file format (which is still supported) is described in [Acceleration Driver Configuration File - Earlier File Format](#) on page 142.






## 5.5 Acceleration Architecture in Kernel and User Space

The Intel® QuickAssist Accelerator software is architected to allow it operate in either kernel or user space using a “build time” decision. The overall architecture of the software stack is shown in the following figure.

**Figure 11. Software Architecture for Kernel and User Space**



The Intel® QuickAssist Technology API is OS agnostic and has the same function signatures in both kernel or user space. The SAL component is also OS agnostic and may be compiled as a user space library or as a kernel space module. The SAL uses the OSAL for all OS services and versions of OSAL have been implemented for Linux user space and kernel space.

### 5.5.1 User Space Memory Allocation

For user space applications, two aspects of memory allocation need to be considered:

- Accelerator driver memory allocation
- Application payload memory allocation

#### 5.5.1.1 Accelerator Driver Memory Allocation

At initialization, the accelerator driver allocates memory for use in communications with the Intel® QuickAssist Accelerator hardware. This memory needs to be resident, DMA accessible and needs a physical address to provide to the accelerator hardware.



In kernel space, the SAL calls the OSAL memory routines to allocate this memory. Principally, the function used by SAL is `osalMemAllocContiguousNUMA`. In the kernel, this OSAL routine is implemented with `kmalloc_node`. Memory allocated using `kmalloc_node` is guaranteed to be contiguous, resident and the OSAL routine also exists to retrieve the associated physical address.

In user space, it is a little more complex. The OSAL implementation of `osalMemAllocContiguousNUMA` needs to return memory that is resident and contiguous. To do this, the OSAL in kernel space creates a device, called `/dev/icp_dev_mem` that may be called through an `ioctl` function by the OSAL in user space to allocate memory. When called with `ioctl DEV_MEM_IOC_MEMALLOC`, the OSAL kernel mode driver returns the allocated memory.


For communications with the Intel® QuickAssist Accelerator device, the ADF needs access to the rings. The hardware ring CSRs are mapped from kernel space MMIO space to the application's user space by ADF. The DRAM memory for the hardware rings are also mapped to the user space application. In user space, the ADF exposes a ring put and a ring get API to the SAL to allow it to communicate with the Intel® QuickAssist Accelerator hardware.


The following figure shows the ring CSRs and allocation buffers that are required to be mapped to user space.

*Note:*

If your software has another mechanism for the allocation of contiguous memory, for example, by reserving an area of memory from the OS, then replace the OSAL memory functions (see `$ICP/quickassist/utilities/osal/include/osal.h` for details) with your specific implementation.

**Figure 12. User Space Memory Allocation at Initialization**





### 5.5.1.2 Application Payload Memory Allocation

When performing offload operations through the Intel® QuickAssist Technology API, it is required that the payload data be placed in a buffer that is resident, physically contiguous and is DMA accessible from the acceleration hardware. It is the application's responsibility to provide buffers with these constraints. A scheme similar to the OSAL implementation mentioned above may be implemented by the user space application.

Buffers are passed to the Intel® QuickAssist Accelerator service access layer with virtual addresses. However, the accelerator layers need to pass physical addresses to the hardware, therefore a virtual-to-physical address translation is required. The Intel® QuickAssist Technology API allows an application to register a function that will do this virtual-to-physical translation.

Cryptographic service	<code>cpaCySetAddressTranslation</code>	See the <i>Intel® QuickAssist Technology Cryptographic API Reference Manual</i> for details.
Data Compression service	<code>cpaDcSetAddressTranslation</code>	See the <i>Intel® QuickAssist Technology Data Compression API Reference Manual</i> for details.

When the SAL requires the physical address, it calls the registered function.

**Note:** This address translation function is called at least once per request. Consequently, for optimal performance, the implementation of this function should be optimized.


## 5.5.2 User Space Additional Functions

To allow a user space process access to the Intel® QuickAssist Accelerator rings, the service access layer needs to be configured to expose logical instances to the user space process. Logical instances are configured using the per device configuration file. See [User Space Configuration](#) on page 44 for an example.

To allow each process to have separate logical instances, the configuration file groups a set of logical instances by name. The process then needs to call the [icp\\_sal\\_userStartMultiProcess](#) on page 125 function (or [icp\\_sal\\_userStart](#) on page 125 if the older configuration file format is used) at initialization time with the name associated with the group of logical instances. Similarly, on process exit, to free the resources and make them available to other processes with the same name, the process needs to call the function [icp\\_sal\\_userStop](#) on page 127.

For example, in the sequence in the following figure, the user has configured the Service Access Layer to have two crypto logical instances available for the process called "SSL". The user space process may then access these logical instances by calling the `cpaCyGetInstances` function. The application may then initiate a session with these logical instances and perform a cryptographic operation. See the *Intel® QuickAssist Technology Cryptographic API Reference Manual* for more information on the API functions available for use.

**Figure 13. User Space Process with Two Logical Instances**



### 5.5.3 User Space Configuration

The section of the configuration file that details user space configuration follows the [KERNEL] section.

For example, in the sequence in [Figure 13](#) on page 44, the user has configured the service access layer to have two crypto logical instances available for the process called "SSL".



For this example, the logical instances section of the configuration file is as follows:

```
[KERNEL]
NumberCyInstances = 0
NumberDcInstances = 0

[SSL]
NumberCyInstances = 2
NumberDcInstances = 0
NumProcesses = 1

# Crypto - User instance #0
Cy0Name = "SSL0"
Cy0IsPolled = 1
Cy0AcceleratorNumber = 0,1
# List of core affinities
Cy0CoreAffinity = 0,1

# Crypto - User instance #1
CylName = "SSL1"
CylIsPolled = 1
CylAcceleratorNumber = 2,3
# List of core affinities
CylCoreAffinity = 2,3
```

In this example, the user process SSL configures two logical instances (called "SSL0" and "SSL1"), each of which targets specific acceleration units, so that load balancing among the four (assuming the top SKU) acceleration units is achieved.

## 5.5.4 User Space Response Processing

As in the case of kernel space operation, there are two modes of response processing for user space operation:

- Interrupt mode
- Polled mode


### 5.5.4.1 User Space Interrupt Mode

Response ring processing in interrupt mode differs slightly from the kernel mode response ring processing since the user space application needs to be signaled when a response is placed on the response ring by the Intel® QuickAssist Accelerator hardware.

The ADF is responsible for managing this signaling path. Initially, user space ADF creates a dispatcher thread that is responsible for handling the notifications from the ADF in kernel space. Upon creation, this thread blocks on reading a Linux character device until the dispatcher thread has been signaled by the ADF in kernel space. For each user space response ring that is subsequently created, ADF creates a ring thread in user space for reading the response ring.

Upon receiving a response, the ADF in kernel space shall post a signal to wake-up the blocked dispatcher thread. The dispatcher thread notifies the relevant ring thread and the ADF will read the contents of the ring in the context of this ring thread. The ADF calls back SAL and SAL in turn calls back the application to signal the completion of the original request. This sequence is depicted in the following figure.

**Figure 14. User Space Response Processing for Interrupt Mode**



### 5.5.4.2 User Space Polled Mode

The sequence for user space polling does not differ from that described in [Polled Mode](#) on page 23.

## 5.6 Managing Acceleration Devices Using `qat_service`

The `qat_service` script is installed with the software package in the `/etc/init.d/` directory. The script allows a user to start, stop, or query the status (up or down) of a single device or all devices in the system.

Usage:

```
# ./qat_service start|stop|status|restart|shutdown
```

To view all devices in the system, use:

```
# ./qat_service status
```



If there are two acceleration devices in the system for example, the output will be similar to the following:

```
icp_dev0 is up
icp_dev1 is up
```

For a system with multiple devices, you can start, stop or restart each individual device by passing the device to be restarted or stopped as a parameter (*icp\_dev<N>*). For example:

```
# ./qat_service stop icp_dev0
```

where the device number <N> is equal to 0 in this case.

The *shutdown* qualifier enables the user to bring down all devices and unload driver modules from the kernel. This contrasts with the *stop* qualifier which brings down one or more devices, but does not unload kernel modules, so other devices can still run.

## 5.7 Debug Feature

For user space applications, there are a number of Intel® QuickAssist Technology API functions that enable a user to retrieve statistics for a service instance. These functions include:

- `cpaCyDhQueryStats64` - Query statistics (64-bit version) for Diffie-Hellman operations.
- `cpaCyDsaQueryStats64` - Query 64-bit statistics for a specific DSA instance.
- `cpaCyKeyGenQueryStats64` - Queries the Key and Mask generation statistics (64-bit version) specific to an instance.
- `cpaCyPrimeQueryStats64` - Query prime number statistics specific to an instance.
- `cpaCyRsaQueryStats64` - Query statistics (64-bit version) for a specific RSA instance.
- `cpaCySymQueryStats64` - Query symmetric cryptographic statistics (64-bit version) for a specific instance.
- `cpaCyEcQueryStats64` - Query statistics for a specific EC instance.
- `cpaCyEcdhQueryStats64` - Query statistics for a specific ECDH instance.
- `cpaCyEcdsaQueryStats64` - Query statistics for a specific ECDSA instance.
- `cpaCyDrbgQueryStats64` - Returns statistics specific to a session, or instance, of the RBG API.
- `cpaDcGetStats` - Retrieves the current statistics for a compression.

See the *Intel® QuickAssist Technology Cryptographic API Reference Manual* and the *Intel® QuickAssist Technology Data Compression API Reference Manual* for detailed information.



For kernel space instances, the same information can be obtained from the `/proc` file system if the required statistics parameters are enabled in the configuration file, as the following configuration file extract shows. See also [Statistics Parameters](#) on page 73 for more detail.

```
#Statistics, valid values: 1,0
statsGeneral = 1
statsDc = 1
statsDh = 1
statsDrbg = 1
statsDsa = 1
statsEcc = 1
statsKeyGen = 1
statsLn = 1
statsPrime = 1
statsRsa = 1
statsSym = 1
```

For each instance, a file is created with a name that is the same as the instance name specified in the configuration file. For example, if in the “User Process Instance Section” of the configuration file, the IPsec0, IPsec1, IPsec2 and IPsec3 names are used, the following command gives the result:

```
# ls -l /proc/icp_dh89xxcc_dev0/cy

total 0

-r-----. 1 root root 0 Apr 18 13:48 IPsec0
-r-----. 1 root root 0 Apr 18 13:48 IPsec1
-r-----. 1 root root 0 Apr 18 13:48 IPsec2
-r-----. 1 root root 0 Apr 18 13:48 IPsec3
```

The statistics can then be queried simply by running `cat` on the corresponding file in the `/proc` file system. For example:

```
# cat /proc/icp_dh89xxcc_dev0/cy/IPsec0
```

The output is similar to the following:

```
+-----+
| Statistics for Instance                               IPsec0 |
| Symmetric Stats                                         |
+-----+
| Sessions Initialized:                                   86 |
| Sessions Removed:                                       86 |
| Session Errors:                                         0 |
+-----+
| Symmetric Requests:                                    960 |
| Symmetric Request Errors:                               0 |
| Symmetric Completed:                                    960 |
| Symmetric Completed Errors:                             0 |
| Symmetric Verify Failures:                             0 |
+-----+
| DSA Stats                                               |
+-----+
| DSA P Param Gen Requests-Succ:                          0 |
| DSA P Param Gen Requests-Err:                           0 |
| DSA P Param Gen Completed-Succ:                         0 |
| DSA P Param Gen Completed-Err:                          0 |
+-----+
| DSA G Param Gen Requests-Succ:                          1 |
| DSA G Param Gen Requests-Err:                           0 |
```





DSA G Param Gen Completed-Succ:	1	
DSA G Param Gen Completed-Err:	0	
+-----+		
DSA Y Param Gen Requests-Succ:	20	
DSA Y Param Gen Requests-Err:	0	
DSA Y Param Gen Completed-Succ:	20	
DSA Y Param Gen Completed-Err:	0	
+-----+		
DSA R Sign Requests-Succ:	0	
DSA R Sign Request-Err:	0	
DSA R Sign Completed-Succ:	0	
DSA R Sign Completed-Err:	0	
+-----+		
DSA S Sign Requests-Succ:	0	
DSA S Sign Request-Err:	0	
DSA S Sign Completed-Succ:	0	
DSA S Sign Completed-Err:	0	
+-----+		
DSA RS Sign Requests-Succ:	20	
DSA RS Sign Request-Err:	0	
DSA RS Sign Completed-Succ:	20	
DSA RS Sign Completed-Err:	0	
+-----+		
DSA Verify Requests-Succ:	20	
DSA Verify Request-Err:	0	
DSA Verify Completed-Succ:	20	
DSA Verify Completed-Err:	0	
DSA Verify Completed-Failure:	0	
+-----+		
RSA Stats		
+-----+		
RSA Key Gen Requests:	20	
RSA Key Gen Request Errors	0	
RSA Key Gen Completed:	20	
RSA Key Gen Completed Errors:	0	
+-----+		
RSA Encrypt Requests:	0	
RSA Encrypt Request Errors:	0	
RSA Encrypt Completed:	0	
RSA Encrypt Completed Errors:	0	
+-----+		
RSA Decrypt Requests:	20	
RSA Decrypt Request Errors:	0	
RSA Decrypt Completed:	20	
RSA Decrypt Completed Errors:	0	
+-----+		
Diffie Hellman Stats		
+-----+		
DH Phase1 Key Gen Requests:	40	
DH Phase1 Key Gen Request Err:	0	
DH Phase1 Key Gen Completed:	40	
DH Phase1 Key Gen Completed Err:	0	
+-----+		
DH Phase2 Key Gen Requests:	40	
DH Phase2 Key Gen Request Err:	0	
DH Phase2 Key Gen Completed:	40	
DH Phase2 Key Gen Completed Err:	0	
+-----+		
Key Stats		
+-----+		
SSL Key Requests:	0	
SSL Key Request Errors:	0	
SSL Key Completed	0	
SSL Key Complete Errors:	0	
+-----+		
TLS Key Requests:	0	
TLS Key Request Errors:	0	
TLS Key Completed	0	
TLS Key Complete Errors:	0	
+-----+		



## 5.8 Heartbeat Feature and Recovery from Hardware Errors

The PCH can detect and report to the acceleration driver typically unrecoverable hardware errors that the driver can recover from by resetting and restarting the device. Additionally, a new "Heartbeat" feature allows detection and recovery from software/firmware errors in the PCH.

The Acceleration driver resets the device in the event of an admin message timeout or detection of an error through PCIe\* Advanced Error Reporting. The timeout indicates that the firmware running on the Accelerator has become unresponsive. This can happen when an application sends invalid data, for example, invalid source data, or an invalid output data pointer.

**Note:** The heartbeat feature in the acceleration software is **not** enabled by default. The heartbeat feature can be enabled by building the acceleration software with the ICP\_HEARTBEAT compile-time flag. When the driver is not built with ICP\_HEARTBEAT, the acceleration software writes a message to the system (/var/log/messages), reporting that the device is not responding and the device will need to be restarted by the user.

The firmware, if healthy, responds with request/response counters for each accelerator engine on the device. If the firmware is not responsive, a timeout occurs. When such a condition is detected, the driver notifies applications by calling a notification callback for each instance that is registered for notification callback. The event type in this case is CPA\_INSTANCE\_EVENT\_RESTARTING. Then, the device is restarted and all resources allocated to the device, except instance handles, are freed. After restart, all resources are reallocated and the driver notifies applications by calling a notification callback for every instance. The event type in this case is CPA\_INSTANCE\_EVENT\_RESTARTED. Thereafter, the application can use all instances and no further initialization is required. When an application tries to use any instance that uses a restarting device, a new return code CPA\_STATUS\_RESTARTING is returned. If there is more than one PCH device in the system, and one device is restarted, applications can still use instances on other devices.

There are two ways to initiate the Heartbeat functionality for sending an admin message to the firmware:

- The user reads the proc entry,  
where, *N* corresponds to the device number.  
This method of initiating a reset is not enabled by default. To enable this method of initiating a reset, compile the driver with ICP\_HEARTBEAT=1.
- The user application calls the Heartbeat APIs.

### 5.8.1 User Proc Entry Read (not Enabled by Default)

The user can periodically perform a read of the /proc entry as specified by any one of the following methods:

**Note:** The examples below are for one device on one accelerator. The user should apply the desired method to each device and accelerator of interest.

- Manually from command line using the command:

```
# cat /proc/icp_dh89xxcc_dev0/qat0
```



- From a watch process running in background:

```
# watch -n0.1 cat /proc/icp_dh89xxcc_dev0/qat0 > /dev/null
```

- From simple script running in the background:

```
#!/bin/bash
while :
do
    cat /proc/icp_dh89xxcc_dev0/qat0 > /dev/null
    sleep 1
done
```

For example, to send an admin message to device 2, the user issues the following command:

```
# cat /proc/icp_dh89xxcc_dev2/qat0
```

```
+-----+
| Statistics for Qat Instance 0 |
+-----+
| Firmware Requests[AE 0]: 5 |
| Firmware Responses[AE 0]: 5 |
+-----+
| Firmware Requests[AE 1]: 4 |
| Firmware Responses[AE 1]: 4 |
+-----+
```

```
| Firmware Requests[AE 2]: 3 |
| Firmware Responses[AE 2]: 3 |
+-----+
| Firmware Requests[AE 3]: 0 |
| Firmware Responses[AE 3]: 0 |
+-----+
```

## 5.8.2 User Application Heartbeat APIs (not Enabled by Default)

During the initialization process, sometime between starting the user space process (a call to either `icp_sal_userStart()` or `icp_sal_userStartMultiProcess()`) and the processing of traffic, the customer application must periodically call either the `icp_sal_check_device()` or the `icp_sal_check_all_devices()` function to perform the check of the firmware/hardware on a given Acceleration device or on all Acceleration devices, respectively. These functions have the following signatures:

```
CpaStatus icp_sal_check_device(Cpa32U accelId);
```

```
CpaStatus icp_sal_check_all_devices(void);
```

See [icp\\_sal\\_check\\_device](#) on page 128 and [icp\\_sal\\_check\\_all\\_devices](#) on page 128 for details on the functions and parameters.



### 5.8.3 Heartbeat Feature in a Virtualized Environment

The heartbeat feature in the acceleration software can be used in a virtualized environment. Refer to the *Using Intel® Virtualization Technology (Intel® VT) with Intel® QuickAssist Technology Application Note* for more details on enabling SR-IOV and the creation of Virtual Functions (VFs) from a single Intel® QuickAssist Technology acceleration device to support acceleration for multiple Virtual Machines (VMs).

**Note:** The Physical Function (PF) driver used here refers to the Intel® QuickAssist Technology PF driver. The Virtual Function (VF) driver used here refers to the Intel® QuickAssist Technology VF driver.

The following sequence describe a possible use case for using the heartbeat feature in a virtualized environment.

1. The PF driver is loaded, initialized and started.
2. The VF driver is loaded, initialized and started in the Guest OS in the VM.
3. The PF driver detects that the firmware is unresponsive (using either of the following methods: [User Proc Entry Read \(not Enabled by Default\)](#) on page 50 or [User Application Heartbeat APIs \(not Enabled by Default\)](#) on page 51).
4. The PF driver sends the "Restarting" event message to the VF via the internal PF-to-VF communication messaging mechanism.
5. The VF driver sends the "Restarting" event to the application's registered callback (the callback is registered using the `cpaDcInstanceSetNotificationCb()` or `cpaCyInstanceSetNotificationCb()` Intel® QuickAssist Technology API function) in the Guest OS.
  - The application's callback function may perform any application-level cleanup.
6. The return from the application's callback triggers the VF driver to send an ACK message back to the PF driver. At this time:
  - The application may perform a complete shutdown.
  - The user may force a graceful shutdown of the Guest OS in the VM.
7. The PF driver receives the ACK message from the VF driver (a timeout mechanism is used to handle any unexpected condition).
8. The PF driver starts the Heartbeat feature sequence (save state, initiate reset, and restore state).
9. The user restarts the Guest OS and loads the VF driver and application in the Guest OS.

**Note:** If the heartbeat feature in the acceleration software is not enabled, the PF driver will not notify the VF driver that the firmware is unresponsive.

### 5.8.4 GbE Watchdog Service

The GbE Watchdog Service (`gige_watchdog_service`) is provided to properly reset and restart the GbE interfaces on an Intel® Communications Chipset 8900 to 8920 Series (PCH) device on detecting a reset of the device by the Heartbeat functionality in the Acceleration driver. The user of these GbE interfaces on the PCH device may get an intermittent network disconnect and reconnect as the GbE interfaces are reset and restarted by this service. This service is automatically enabled and started when the Acceleration software is installed with the installation script.

**Notes:**

- The GbE Watchdog Service is included in the Acceleration software, but it can be considered a separate service. That is to say, it is not integrated into the driver.
- This GbE Watchdog Service does not affect other GbE interfaces available on the system that are not on the PCH device.
- If the GbE interfaces on the PCH device are not used, the GbE Watchdog Service must be disabled and the GbE driver (igb) must not be loaded/installed on the system.
- If the GbE interfaces are not used and the GbE driver is loaded/installed when the Heartbeat feature resets the PCH device, the system may become unstable and unresponsive.

### 5.8.5 Special Considerations When Using the Heartbeat Feature and the GbE Watchdog Service

When using the Heartbeat functionality in the acceleration software with the GbE Watchdog Service, special considerations may need to be taken into account in specific use cases. The following table shows the recommended action(s) when using the Heartbeat feature with/without GbEs on the PCH and with/without external GbEs from Intel in the system.

**Table 1. Heartbeat/GbE Watchdog Service Scenarios**

Heartbeat Enabled?	GbEs on PCH Enabled	External Intel GbEs Enabled	Recommended Action(s)
No	Yes	No	Disable GbE Watchdog Service
Yes	Yes	No	Enable GbE Watchdog Service
No	No	No	Perform blacklist igb and disable GbE Watchdog Service
Yes	No	No	Perform blacklist igb and disable GbE Watchdog Service
Yes	No	Yes	Either: <ul style="list-style-type: none"> <li>• Turn off all GbEs on the PCH (ifdown) OR</li> <li>• Modify the igb driver to remove the PCI device ID of GbEs on the PCH and recompile the igb driver AND disable the GbE Watchdog Service</li> </ul>
Yes	Yes	Yes	Enable GbE Watchdog Service
No	Yes	Yes	Disable GbE Watchdog Service
No	No	Yes	Disable GbE Watchdog Service



*Notes:*

- "Heartbeat Enabled" with "Yes" means that the acceleration software has the Heartbeat feature enabled (that is, the acceleration software is built with the ICP\_HEARTBEAT compile-time flag).
- "Heartbeat Enabled" with "No" means that the acceleration software has the Heartbeat feature disabled (that is, the default case where the acceleration software is built without the ICP\_HEARTBEAT compile-time flag).
- "GbEs on PCH Enabled" with "Yes" means that the igb driver for the GbEs on the PCH is loaded/installed and the interfaces are up (ifup). This igb driver may also support other external Intel GbEs.
- "GbEs on PCH Enabled" with "No" means that the igb driver for the GbEs on the PCH is not loaded/installed and the interfaces are down (ifdown). This igb driver may also support other external Intel GbEs.
- "External Intel GbEs Enabled" with "Yes" means that the igb driver for the external Intel GbEs is loaded/installed and the interfaces are up (ifup). This igb driver may also support the GbEs on the PCH.
- "External Intel GbEs Enabled" with "No" means that the igb driver for the external Intel GbEs is not loaded/installed and the interfaces are down (ifdown). This igb driver may also support the GbEs on the PCH.

## 5.9 Driver Threading Model

By default, when an application uses the acceleration driver (`libicp_qa_al_s.so`) in user space, the driver creates threads internally.

When the application calls the `icp_sal_userStart()` or `icp_sal_userStartMultiProcess()` function, the driver creates the following threads:

- **Monitor Thread**

There is only one instance of this thread per system. It loops infinitely and checks if new devices become active in the system that the user proxy layer can start using. If it finds such a device, it spawns a listener thread for that device and continues.

- **Listener Thread**

There is one listener thread per active device in the system. A listener thread calls a blocking read function on the `/dev/icp_dev<N>_csr` file, which blocks until there are device events, such as `EVENT_INIT`, `EVENT_START`, `EVENT_STOP`, `EVENT_SHUTDOWN`, `EVENT_RESTARTING` or `EVENT_RESTARTED` that need to be delivered to user space. If the thread gets an event, it sends it to all user space subsystems (ADF, SAL) and calls the blocking read again in a loop. In the case of a shutdown event, the thread delivers the event and finishes.

- **Ring Thread**

Ring threads are only created for IRQ-driven service instances in user space. If all instances are polled, no ring thread is created. For each IRQ driver response (Rx) ring created in user space, there is one worker thread. User callbacks are called in the context of this worker thread. Additionally, one dispatcher thread (per device) is created when the first Rx ring is allocated (and exits when the last Rx ring is freed). This thread waits for IRQs that are delivered by the kernel space driver and dispatches jobs to worker threads.



### 5.9.1 Thread-less Mode

The user sets an environment variable:

```
setenv ICP_WITHOUT_THREAD = 1
```

When the driver is built with this flag set, no threads are created by the User Space driver.

In this mode, no IRQ-driven instances are allowed and no events from kernel driver are propagated to user space automatically (with the exception of the first `EVENT_INIT` and `EVENT_START` events).

There are two new API functions that can be used in this mode:

- `CpaStatus icp_sal_find_new_devices(void)` - Performs a function similar to the monitor thread, that is, checks if there are new devices in the system.
- `CpaStatus icp_sal_poll_device_events(void)` - Performs a function similar to the listener thread, that is, polls for events.

It is the user's responsibility to use these functions to monitor the state of devices and receive device-related events.

## 5.10 Stateful Compression Status Codes

The `CpaDcRqResults` structure should be checked for compression status codes in the `CpaDcReqStatus` data field. The mapping of the error codes to the enums is included in the `quickassist/include/dc/cpa_dc.h` file.

### 5.11 Stateful Compression - Dealing with Error Code `CPA_DC_BAD_LITLEN_CODES (-7)`

Prior to software release version 1.2, the driver was unable to deal with the `CPA_DC_BAD_LITLEN_CODES (-7)` error code being returned from the acceleration software. A software workaround has been implemented to overcome this hardware deficiency.

Error -7 occurs when running a stateful decompression. Stateful decompression uses some history that is stored in the internal memory of the data compression hardware.


For some hardware specific reasons, this internal memory is corrupted when the acceleration software tries to deal with certain packet headers. The header is incorrectly decoded, computed data in the internal memory is incorrect, and the error (-7) is generated.

To overcome this issue, a workaround has been implemented that searches for the faulty header in the source data packet that the acceleration software is trying to decompress. When the header is found, the acceleration software computes and loads the data that should have been in the internal memory. With this internal memory loaded with the correct data, a call to the `cpaDcDecompressData()` function is required to finish decompressing the rest of the packet.

### 5.11.1 Example of a Stream that Triggers Error Code (-7)


The following figure shows an example of a stream comprising four headers and their corresponding payloads. Let us assume that Header 2 produces error code (-7) and that the user cuts the stream in the middle of Payload 2 and Payload 4 to form three packets.

**Figure 15. Stream of Compressed Data Split into Three Packets**



As a result of the software workaround included in Release 1.2 and later, the data is processed up to the beginning of Header 2. When the acceleration software encounters Header 2, "error code (-7)" is hidden from the user and the software workaround processes the header and updates data in internal hardware memory.


**Figure 16. Accelerator Software Consumes Data up to End of Header 2 where Error Code (-7) is Normally Generated**



However, the software workaround is unable to decompress the rest of the packet, and therefore it is the user's responsibility to call the `cpaDcDecompressData()` function again on the remaining data.

The most efficient approach is to check the `CpaDcRqResults.consumed` field returned by the `cpaDcDecompressData()` function and see if all the data in the source buffer have been consumed. If not, Intel recommends including the unprocessed data in the next packet as shown in the following figure.

**Figure 17. Unprocessed Data Appended to Next Packet**








### 5.11.2 Special Case when a Packet Cuts a Header in the Stream


The following figure shows a packet cut in the middle of a header that triggers error code (-7). The `cpaDcDecompressData()` function returns no error, but as in the example described in [Example of a Stream that Triggers Error Code \(-7\)](#) on page 56, not all the packet data is consumed. Therefore, the user must compare the consumed data with the original packet size.

**Figure 18. Packet Cut in the Middle of a Header**



By doing so, the user will determine that the truncated header has not been consumed and consumed data includes up to the end of payload 3. Next, the user must prepend the unprocessed data of packet 2 to packet 3 and submit the request. By doing so, this includes all the data necessary for the workaround to operate correctly. The following figure shows the new format of packet 3.

**Figure 19. New Format of Packet 3 with Data Prepended from Previous Requests**



### 5.11.3 Pseudo Code for Handling Error Code -7

The following pseudo code shows how to handle error code -7 generated during stateful decompression.

```
BEGIN
  Buffer_offset = 0
  DO
    Read stream and store data starting from Buffer_offset

    Packet size = 0
    For all the buffers in SGL source buffer list
      Packet size = Packet size + current buffer data length in bytes
    Next buffer

    Remaining bytes to decompress = Packet size

    Call cpaDcDecompressData() API function

    IF CpaDcRqResults.status ≠ OK THEN
      Return Error
    ENDIF
```




```
Remaining bytes to decompress = Remaining bytes to decompress -  
CpaDcRqResults.consumed  
  
Buffer_offset = Remaining bytes to decompress  
  
IF Remaining bytes to decompress > 0 THEN  
    Find buffer index and buffer offset in SGL of last consumed data byte  
    Prepend unprocessed data (From last process data to the end of the  
    last buffer) to SGL source buffer list.  
ENDIF  
LOOP until end of stream  
  
END
```

#### 5.11.4 Unprocessed Data During Stateful Decompression Operations

When running stateful decompression operations, the user may observe in some cases that not all of the data is consumed by the slice, but the `cpaDcDecompressData()` API returns `CPA_STATUS_SUCCESS`. This can occur in two cases:

- A packet with an odd number of bytes: The slice was designed to operate on packets size with multiples of 2 bytes. At the API level, the user is free to allocate the buffer size that they want, but if the user submits 17 bytes to be inflated, the `cpaDcDecompressData()` API reports 16 bytes consumed. The user must then take the unprocessed byte and prepend it to the next packet. If the user omits this step, the compression history will be broken and the slice returns an error on the next request.
- A packet contains an incomplete header: This use case occurs when running dynamic stateful decompression. If the packet to be processed has an incomplete header, the slice cannot process the Huffman trees. In this case, the slice reports consumed data up to the beginning of the incomplete header. The following figure shows the use case. Header 2 is incomplete and the slice consumes data up to the beginning of Header 2.

**Figure 20. Unprocessed Data for Incomplete Header**



When doing stateful decompression, the user must always check the number of bytes consumed even if the `status` parameter of the `CpaDcRqResults` structure returns `CPA_STATUS_SUCCESS`.



## 5.12 Stateful Compression Level Details

Throughput and compression ratio for stateful compression can be adjusted with the compression levels to achieve particular requirements. The following table shows the mapping of the compression levels to the history window, search depth, and context size.

**Note:** As highlighted in the following table, compression levels 3-9 are the same for the 32- and 8-Kbyte History Windows.

**Note:** The State registers are also saved.

History Windows	Compression Level	Search Depth	Context Size
32 kB	1	1	0
32 kB	2	1	48 kB
32 kB	3	4	0
32 kB	4	8	0
32 kB	5	8	32 kB
32 kB	6	8	40 kB
32 kB	7	16	0
32 kB	8	16	32 kB
32 kB	9	16	40 kB
8 kB	1	4	0
8 kB	2	4	32 kB
8 kB	3	4	40 kB
8 kB	4	8	0
8 kB	5	8	32 kB
8 kB	6	8	40 kB
8 kB	7	16	0
8 kB	8	16	32 kB
8 kB	9	16	40 kB

## 5.13 Stateless Compression Level Details

Throughput and compression ratio for stateless compression can be adjusted with the compression levels to achieve particular requirements. The following table shows the mapping of the compression levels to the history window, search depth, and context size.

**Note:** As highlighted in the following table, compression levels 3-9 are the same for the 32- and 8-Kbyte History Windows.

**Note:** No context is saved and no State registers are saved.



History Windows	Compression Level	Search Depth	Context Size (Kbyte)
32 kB	1	1	0
32 kB	2	1	0
32 kB	3	4	0
32 kB	4	8	0
32 kB	5	8	0
32 kB	6	8	0
32 kB	7	16	0
32 kB	8	16	0
32 kB	9	16	0
8 kB	1	4	0
8 kB	2	4	0
8 kB	3	4	0
8 kB	4	8	0
8 kB	5	8	0
8 kB	6	8	0
8 kB	7	16	0
8 kB	8	16	0
8 kB	9	16	0

## 5.14 Acceleration Driver Error Scenarios

This section describes the behavior of the Acceleration Driver in various error scenarios.

### 5.14.1 User Space Process Crash

Error Scenario	A user space process crashes without cleanly stopping the user space acceleration driver in the process.
Background	<p>The kernel acceleration driver keeps track of all rings created by each process on a device. From the user space acceleration driver, rings are created on a device via <code>ioctl</code> calls on <code>/dev/icp_dev&lt;N&gt;_ring</code>. The kernel acceleration driver maintains a list of rings per pid, per device.</p> <p>In a similar way, the kernel acceleration driver keeps track of all internal memory allocation. Physically contiguous memory chunks are allocated from the user space acceleration driver via <code>ioctl</code> calls on <code>/dev/icp_dev_mem</code>. The kernel driver keeps track of all memory allocated per pid.</p> <p>These <code>/dev/</code> files are opened at initialization when an application calls <code>icp_sal_userStart*()</code> and are closed when an application calls <code>icp_sal_userStop()</code> or closed by the operating system when the application is killed/crashed.</p>
Sequence of Events	<ol style="list-style-type: none"><li>1. The user space process crashes.</li><li>2. The OS calls a release handler in the kernel acceleration driver, with the pid of the crashed process, for each opened <code>/dev/icp_dev_*</code> file.</li><li>3. The kernel acceleration driver frees any allocated resources (rings/memory) associated with the crashed process.</li></ol>

**continued...**



	<ol style="list-style-type: none"> <li>For memory allocations, the kernel acceleration driver frees all the memory buffers in the list.</li> <li>For rings, the kernel acceleration driver creates a new list and starts an "orphan" thread (if it is not running at the given time) and passes the list of rings associated with the process to the orphan thread. The orphan thread then loops and waits for all the in-flight requests to come back, then it frees the rings.</li> </ol>
Side Effects	None

### 5.14.2 Hardware Hang Detected by Heartbeat

Error Scenario	Acceleration hardware hangs, for example, due to a bad DMA address passed to the driver and hardware. A device reset is required to recover from the hang. The hang is detected by a "heartbeat" poll that triggers a reset of the acceleration device. The reset happens if and only if the Heartbeat feature is enabled using the ICP_HEARTBEAT compile-time option.
Sequence of Events	<ol style="list-style-type: none"> <li>Applications register for instance notifications by calling <code>cpaCyInstanceSetNotificationCb()</code> and <code>cpaDcInstanceSetNotificationCb()</code>.</li> <li>Applications must periodically issue a "heartbeat" poll via either an API call to either <code>icp_sal_check_device()</code> or <code>icp_sal_check_all_devices()</code> or by reading a file in the <code>/proc</code> file system.</li> <li>For each heartbeat poll, the kernel acceleration driver sends administration messages to the acceleration hardware and waits for responses. If the driver times out waiting for responses, the driver triggers a reset of the acceleration device.</li> <li>Before resetting the device, the kernel acceleration driver notifies the user space acceleration drivers that the device is about to be reset.</li> <li>Once notified that a device is about to be reset, the user space acceleration driver: <ul style="list-style-type: none"> <li>Send a <code>CPA_INSTANCE_EVENT_RESTARTING</code> event to registered applications.</li> <li>Free memory and rings associated with all the instances.</li> </ul> </li> <li>After the reset is complete, the kernel acceleration driver notifies the user space acceleration driver that the reset is complete.</li> <li>Once notified that a device reset is complete: <ul style="list-style-type: none"> <li>Set up each instance associated with the process. This includes allocating memory and rings for each instance.</li> <li>Send a <code>CPA_INSTANCE_EVENT_RESTARTED</code> event to registered applications.</li> </ul> </li> </ol>
Side Effects	On a device reset, the PCH Gigabit Ethernet devices are also reset. The GigE drivers can recover from this reset by running a GigE watchdog process. This watchdog will be notified by the acceleration driver before a reset and the watchdog will shut down the network interfaces of each effected GigE. The kernel space acceleration driver then saves the state of each GigE. Following the reset, the kernel acceleration driver restores the GigE state and notifies the watchdog process which then brings the network interfaces back up. See <a href="#">Heartbeat Feature and Recovery from Hardware Errors</a> on page 50 for further details.

### 5.14.3 Hardware Error Detected by AER

Error Scenario	Acceleration hardware detects an un-correctable error. A device reset is needed to recover from the error.
Sequence of Events	<ol style="list-style-type: none"> <li>Acceleration hardware detects an un-correctable error. It notifies the kernel acceleration driver via an error interrupt.</li> <li>If, and only if the Heartbeat feature is enabled by the ICP_HEARTBEAT compile-time option, the kernel acceleration driver resets the acceleration device upon receipt of the interrupt. The reset sequence follows the same flow as steps 4 to 7 in <a href="#">Hardware Hang Detected by Heartbeat</a> on page 61.</li> </ol>
Side Effects	Same as <a href="#">Hardware Hang Detected by Heartbeat</a> on page 61.



#### 5.14.4 Virtualization: User Space Process Crash (in Guest OS)

Error Scenario	A user space process running in a guest OS within a Virtual Machine (VM) crashes. It is assumed that the user space process is using an Intel® QuickAssist Technology Virtual Function (VF) that has been assigned to the VM.
Sequence of Events	Within the VM, the sequence of events is the same as for the non-virtualization error scenario, see <a href="#">User Space Process Crash</a> on page 60. There is no involvement from the Intel® QuickAssist Technology Physical Function (PF) driver in this scenario.
Side Effects	None

#### 5.14.5 Virtualization: Guest OS Kernel Crash

Error Scenario	A Virtual Machine (VM) crashes in an uncontrolled manner, for example, due to a kernel crash within the guest OS running in the VM.
Background	In a controlled VM shutdown, the Intel® QuickAssist Technology Virtual Function (VF) driver running in the VM disables rings on the VF using VF to PF communication with the Intel® QuickAssist Technology Physical Function (PF) driver running in the host OS/VMM. The host OS/VMM then un-assigns the VF from the shutdown VM. The Intel® QuickAssist Technology PF driver keeps track of the ring resources used by each VF.
Sequence of Events	<ol style="list-style-type: none"><li>1. The VM crashes.</li><li>2. The host OS/VMM detects the VM crash and un-assigns the VF from the crashed VM.</li><li>3. The PF driver disables the rings for the VF.</li><li>4. Rings are reconfigured when the VF is next assigned to a VM.</li></ol>
Side Effects	It is possible that there are in-flight requests within the acceleration hardware when the VM crashes. In this scenario, it is possible that memory accesses from the acceleration hardware to the VM memory address space may cause a hardware hang if that address space has been removed from the iommu. The PF driver disables the rings for the VF to ensure that no new requests are processed but this does not cover requests that are currently being processed.

#### 5.14.6 Virtualization: Hardware Hang Detected by Heartbeat

Error Scenario	The acceleration hardware hangs as a result of processing a bad request issued from a Virtual Machine (VM), for example, due to a bad address passed to the acceleration hardware. A full device reset is required to recover from the error.
Sequence of Events	<ol style="list-style-type: none"><li>1. The acceleration hardware hang is detected via the heartbeat mechanism running in the host OS/VMM with the Intel® QuickAssist Technology Physical Function (PF) driver.</li><li>2. The sequence of events within the host OS is the same as for the non-virtualization scenario. See <a href="#">Hardware Hang Detected by Heartbeat</a> on page 61.</li><li>3. At present, no notification is sent to the VF acceleration drivers and applications running in VMs. A new feature will be introduced to notify the VF drivers and application before and after a reset.</li></ol>
Side Effects	All VMs are affected.



### 5.14.7 Virtualization: Hardware Hang Detected by AER

Error Scenario	The acceleration hardware detects an un-correctable error. A device reset is needed to recover from the error.
Sequence of Events	<ol style="list-style-type: none"> <li>1. The un-correctable error is reported to the Physical Function (PF) acceleration driver running in the host OS.</li> <li>2. The reset sequence is the same as for the non-virtualization scenario. See <a href="#">Hardware Error Detected by AER</a> on page 61.</li> <li>3. At present, no notification is sent to the Virtual Function (VF) acceleration drivers and applications running in VMs. A new feature will be introduced to notify the VF drivers and application before and after a reset.</li> </ol>
Side Effects	All VMs are affected.

## 5.15 Build Flag Summary

The following tables summarize the options available when building the software.

The following table shows the build flags that must be specified.

**Table 2. Required Build Flags**

Symbol	Description	Default	Reference
ICP_BUILDSYSTEM_PATH	Set to the build system folder located under the quickassist folder (/QAT/quickassist/build_system)	User defined	
ICP_BUILD_OUTPUT	Set to directory that executable/libraries are placed in (/QAT/build)	User defined	
ICP_ENV_DIR	Set to the directory that contains the environmental build files (/QAT/quickassist/build_system/build_files/env_files)	User defined	
ICP_ROOT	Set to the directory where acceleration software is extracted (/QAT)	User defined	
ICP_TOOLS_TARGET	Set to <code>accelcomp</code> for DH89xxcc platforms	User defined	

The following table shows the build flags that can be optionally specified.

**Table 3. Optional Build Flags**

Symbol	Description	Default	Reference
DISABLE_PARAM_CHECK	When defined, parameter checking in the top-level APIs is performed. This can be set to optimize performance.	Not defined	
DISABLE_STATS	When defined, disables statistics. Disabling statistics can improve performance.	Not defined, therefore statistics are enabled.	
DRBG_POLL_AND_WAIT	When defined, modifies the behavior of <code>cpaCyDrbgSessionInit</code> and the DRBG HT functions to poll for responses internally rather than depending on an external polling thread.	Not defined	<a href="#">DRBG Health Test and cpaCyDrbgSession Init</a>
<i>continued...</i>			



Symbol	Description	Default	Reference
			<a href="#">Implementation Detail</a> on page 124
ICP_LOG_SYSLOG	When defined, enables debug messages to be output to the system log file instead of standard out for user space applications.	Not defined	
ICP_WITHOUT_THREAD	When defined, no user space threads are created when a user space application invokes <code>icp_sal_userStart</code> or <code>icp_sal_userStartMultiProcess</code> .	Not defined	<a href="#">Thread-less Mode</a> on page 55
ICP_HEARTBEAT	When defined, enables the heartbeat functionality of the acceleration driver.	Not defined	<a href="#">Heartbeat Feature and Recovery from Hardware Errors</a> on page 50
ICP_NONBLOCKING_PARTIALS_PERFORM	When defined, results in partial operations not being blocked.	Not defined	Defined when compiling the driver using the <code>installer.sh</code> installation script.
ICP_SRIOV	Indicates whether SRIOV should be enabled in the driver.	Not defined	
ICP_HOST_SRIOV	Along with ICP_SRIOV, this may be required to enable SRIOV for the host software installation.	Not defined	Defined when "Install SR-IOV Host Acceleration" is selected using the <code>installer.sh</code> installation script.
ICP_TRACE	When set to 1 before compiling the acceleration software, tracing capability is enabled. Once the acceleration driver is compiled with this option set, all the Cryptography and Data Compression APIs will expose their parameters to the console for user space applications OR to <code>/var/log/</code> messages in kernel space.	Not defined	
LAC_HW_PRECOMPUTES	When defined, enables hardware for HMAC precomputes.	Not defined, therefore the driver uses software (dependency on OpenSSL and Linux Crypto API).	
NB_MR_ROUNDS	Used to set the number of Miller Rabin rounds for prime operations. Setting this to a smaller value reduces the memory usage required by the driver.	50	
ICP_NUM_PAGES_PER_ALLOC	If defined, the memory driver will allocate a 128K memory to be the memory Slab; otherwise it will	Not defined	See <a href="#">Compiling Acceleration Software on Older Kernels</a> on page 67

**continued...**





Symbol	Description	Default	Reference
	allocate 2M memory. For kernel versions older than 2.6.32, this variable should be set.		
ICP_DC_RETURN_COUNTERS_ON_ERROR	Used to update the "consumed" and "produced" fields of the <code>CpaDcRqResults</code> structure even if an error occurs during compression or decompression operations.	Not defined	See implementation details provided under the final bullet of <a href="#">Intel QuickAssist Technology API Limitations</a> on page 100

## 5.16 Running Applications as Non-Root User

This section describes the steps required to run Intel® QuickAssist Technology user-space applications as non-root user. This section uses the user space performance sample code as an example.

Assumptions:

- Intel® QuickAssist Technology software is installed and running
- User space Acceleration Sample code (`cpa_sample_code`) compiled and the directory has read/write/execution permission for all the users
- Kernel space memory driver (`qaeMemDrv.ko`) compiled and installed

The following steps should be executed by users with root privilege or root user.

1. Export environmental variables.

```
# export ICP_ROOT=/QAT
```

2. Create a linux group to provide access for all users in that group.

```
# groupadd <group_name>
```

3. Add users to the new group. The group should only have users who need access to the application.

```
# usermod -G <group_name> <user_name_to_add>
```

4. Change group ownership of the following files. By default, the group ownership will be root.
  - `/dev/icp_dev_processes`
  - `/dev/icp_dev<N>_ring`
  - `/dev/icp_dev<N>_csr`
  - `/dev/icp_adf_ctl`
  - `/dev/icp_dev_mem`



- /dev/icp\_dev\_mem\_page

```
# cd /dev/  
# chgrp <group_name> icp_dev_processes icp_dev*_ring icp_dev*_csr icp_dev_mem_page  
icp_dev_mem icp_adf_ctl  
# chmod 660 icp_dev_processes icp_dev*_ring icp_dev*_csr icp_dev_mem_page icp_dev_mem  
icp_adf_ctl
```

5. Change the File permission for the following configuration files to 644.

```
# chmod 644 /etc/dh89?xccc_qa_dev?.conf
```

6. Change the group ownership for the Intel® QuickAssist Technology user space driver (libicp\_qa\_al\_s.so).

For 64-bit OS:

```
# cd /lib64  
# chgrp <group_name> libicp_qa_al_s.so
```

For 32-bit OS:

```
# cd /lib  
# chgrp <group_name> libicp_qa_al_s.so
```

7. Change the group ownership for memory driver.

```
# cd /dev  
# chgrp <group_name> qae_mem  
# chmod 660 qae_mem
```

8. At this point, switch to user name that is included in <group\_name>

```
# su <user name that is included in group_name>
```

9. Launch the performance sample code.

```
# cd $ICP_ROOT/quickassist/lookaside/access_layer/src/sample_code/build/  
# ./cpa_sample_code signOfLife=1
```

**Note:** If the user does not have access to the directory, modify group ownership of the ICP\_ROOT directory.

```
# chgrp -R <group_name> $ICP_ROOT
```

Or copy the sample code application to a directory can be accessed by the user.

```
# cp $ICP_ROOT/quickassist/lookaside/access_layer/src/sample_code/build/  
cpa_sample_code /home/tester
```

The same basic steps can be followed to enable non-root access for customer applications accessing the acceleration software. Every time the acceleration software is restarted, step 4 must be completed. Every time the memory driver is started, step 7 must be completed.



## 5.17 Compiling Acceleration Software on Older Kernels

With the current release of the Acceleration software, changes have been added to provide limited support for older kernel versions. These changes allow the driver to compile on kernels as old as the 2.6.18 kernel. They were added to assist customers who are using older kernel versions.

This section describes the steps required in order to compile the acceleration software and describes the limitations of the implementation.

- **Installing**

Define the following environmental variables before compiling the driver. If using the installer.sh script, these can be added to the SetENV() function. If compiling the driver manually, define these variables along with ICP\_ROOT, ICP\_ENV\_DIR, etc.

```
— LAC_HW_PRECOMPUTES=1
— ICP_NUM_PAGES_PER_ALLOC=1
```

Once these are defined, compile and install the driver.

- **Testing**

Once the driver is installed, performance sample code signOfLife tests can be executed. Please refer to the *Intel® Communications Chipset 8900 to 8920 Series Software for Linux\* Getting Started Guide* for details.

- **Limitations**

- Older kernels do not support kmalloc of more than 128K. Due to this limitation, compression tests within the performance sample code may not execute.
- Running the performance sample code without the `signOfLife=1` option may fail.
- Ensure `LAC_HW_PRECOMPUTES` is defined if your application uses algorithm chaining from kernel space. The acceleration driver by default makes use of software based hashing for algorithm chaining and this functionality was not available in older kernels. Setting the `LAC_HW_PRECOMPUTES` allows the driver to use hardware acceleration.

## 5.18 Compiling with Debug Symbols

To compile the driver with debug symbols (for easier debug or for performance profiling), build/rebuild the driver after making the following changes:


1. In `$ICP_ROOT/quickassist/build_system/build_files/OS/linux_2.6.mk`, add the `-g` flag to the user space CFLAGS, as shown:

```
ifeq ($( $(PROG_ACY)_OS_LEVEL), user_space)
CFLAGS+=-fPIC $(DEBUGFLAGS) -g -Wall -Wpointer-arith $(INCLUDES)
```



2. In `$ICP_ROOT/quickassist/build_system/build_files/common.mk`, set the optimization level to 0, as shown:

```
#Set default optimization level
$(PROG_ACY)_OPT_LEVEL?=0
EXTRA_CFLAGS+=-O$( $(PROG_ACY)_OPT_LEVEL)
```



## 6.0 Acceleration Driver Configuration File


This chapter describes the configuration file(s) managed by the Acceleration Driver Framework (ADF) that allow customization of runtime operation. This configuration file(s) must be tuned to meet the performance needs of the target application.

**Note:** The software package includes a default configuration file against which optimal performance has been validated. Consider performance implications as well as the configuration details provided in this section if your system requires modifications to the default configuration file.

### 6.1 Configuration File Overview

There is a single configuration file for each Intel® Communications Chipset 8900 to 8920 Series (PCH) device. A client application can load balance between two accelerators if present. Each accelerator has eight independent ring banks - the communication mechanism between the Acceleration software and the hardware. Each ring bank has an interrupt that can be directed to a specific Intel® architecture core. Each ring bank has 16 rings (hardware assisted queues). This hierarchy is shown in the following figure.

**Figure 21. Ring Banks**



**Note:** Depending on the model number, a PCH device may also contain no accelerators.

The configuration file is split into a number of different sections: a General section and one or more Logical Instance sections.

- **General** - includes parameters that allow the user to:



- Specify which services are enabled.
- The configuration file format.
- Firmware location configuration.
- Concurrent request default configuration.
- Interrupt coalescing configuration (optional).
- Statistics gathering configuration.

Additional details are included in [General Section](#) on page 70.

*Note:* The concurrent request parameters include both transmit (Tx) and receive (Rx) requests. For example, if a concurrent request parameter is set to 64, this implies 32 requests for Tx and 32 for Rx.

- **Logical Instances** - one or more sections that include parameters that allow the user to:
  - The number of cryptography or data compression instances being managed.
  - For each instance, the name of the instance, the accelerator number, whether polling is enabled or not and the core to which an instance is affinitized.

Additional details are included in [Logical Instances Section](#) on page 74.

A sample configuration file, targeted at a high-end IPsec box, is included in [Sample Configuration File \(V2\)](#) on page 83.

## 6.2 General Section

The general section of the configuration file contains general parameters and statistics parameters.

### 6.2.1 General Parameters

The following table describes the parameters that can be included in the General section:

**Table 4. General Parameters**

Parameter	Description	Default	Range
ConfigVersion	Used to signify the simpler configuration file format. If this parameter is present, the configuration file is in a new format that requires fewer parameter definitions.  If this parameter is not present, this implies this is V1 configuration file. V1 configuration files are 100% compatible with this software release.	2	Integer
ServicesEnabled	Defines the service(s) available (cryptographic [cyX], data compression [dc]).	cy0;cy1;dc	cyX, dc

*continued...*



Parameter	Description	Default	Range
			<p><i>Note:</i> X can be 0 or 1, which identifies one of two available cryptographic engines.</p> <p><i>Note:</i> Multiple values permitted, use ; as the delimiter.</p>
cyHmacAuthMode	Determines when HMAC precomputes are done.	1	<p>1 - HMAC precomputes are done during session initialization</p> <p>2 - HMAC precomputes are done during the perform operation</p> <p><i>Note:</i> In general, with this parameter set to 1, performance is expected to be better.</p>
dcTotalSRAMAvailable	Each PCH device has a total of 512 KB of eSRAM. The eSRAM can be used by the Data Compression service only. This parameter tells the driver how much of this memory to use for the Data Compression service. A value of 0 means, do not use any eSRAM for the Data Compression service; 524288 means use all the eSRAM for the Data Compression service. If an odd value is specified, internally the driver rounds the value down to the nearest even value, for example, if a value of 262145 is specified, the driver rounds the value down to 262144.	0	0 to 524288
Firmware_MofPath	Name of the Microcode Object File (MOF) firmware.	mof_firmware.bin	mof_firmware.bin
Firmware_MmpPath	Name of the Modular Math Processor (MMP) firmware.	mmp_firmware.bin	mmp_firmware.bin
CyNumConcurrentSymRequests	Specifies the number of cryptographic concurrent symmetric requests for cryptographic instances in general.  <i>Note:</i> This parameter value can be overridden for a particular cryptographic instance if necessary.	512	64, 128, 256, 512, 1024, 2048 or 4096
CyNumConcurrentAsymRequests	Specifies the number of cryptographic concurrent asymmetric requests for cryptographic instances in general.	64	64, 128, 256, 512, 1024, 2048 or 4096
continued...			



Parameter	Description	Default	Range
	Note: This parameter value can be overridden for a particular cryptographic instance if necessary.		
DcNumConcurrentRequests	Specifies the number of data compression concurrent requests for data compression instances in general.  Note: This parameter value can be overridden for a particular data compression instance if necessary.	512	64, 128, 256, 512, 1024, 2048 or 4096
InterruptCoalescingEnabled Note: This parameter is optional.	Specifies if interrupt coalescing is enabled for ring banks.	1	0 or 1
InterruptCoalescingTimerNs Note: This parameter is optional.	Specifies the coalescing time, in nanoseconds (ns) for ring banks.  Note: If a value outside the range is set, the default value is used.	10000	500 to 1048575
InterruptCoalescingNumResponses Note: This parameter is optional.	Specifies the number of responses that need to arrive from hardware before the interrupt is triggered. It can be used to maximize throughput or adjust throughput latency ratio.	0 (disable)	0 to 248
ProcDebug	Debug feature. When set to 1 enables additional entries in the / proc file system.	0 (disable)	0 or 1
drbgPollAndWaitTimeMS	An optional parameter that specifies the polling interval (in milliseconds) used when DRBG_POLL_AND_WAIT is defined. Refer to <a href="#">DRBG Health Test and cpaCyDrbgSessionInit Implementation Detail</a> on page 124.	10	1 to 20
SRIOV_Enabled	Enables or disables Single Root Complex I/O Virtualization. If enabled (set to 1), SRIOV and VT-d must be enabled in the BIOS. If disabled (set to 0), then SRIOV and VT-d must be disabled in the BIOS.	0 (disabled)	0 or 1
PF_bundle_offset	When using virtualization, this parameter indicates the first bank on which to allocate instances for the Physical Function (PF). For example, when PF_bundle_offset = 5, instances in the PF are allocated starting from bank 6, therefore the first five banks per PCH device are free and available to be assigned to Virtual Machines (VMs).  Note: Bank 0 and 8 are used for administration messages and therefore cannot be used for services, either PF or VF.	1	1 to 7
<p>Note: "Default" denotes the value in the configuration file when shipped.</p> <p>Note: The concurrent request parameters include both transmit (Tx) and receive (Rx) requests. For example, if a concurrent request parameter is set to 64, this implies 32 requests for Tx and 32 for Rx.</p>			





## 6.2.2 Statistics Parameters

The following table shows the parameters in the configuration file, prefixed with stats, that can be used to enable or disable certain types of statistics.

**Note:** There is a performance impact when statistics are enabled. In particular, the IA cost of offload is expected to increase when statistics are enabled.

When the statistics are enabled, the collected data can be retrieved using the following methods:

- Calling the appropriate Intel® QuickAssist Technology API function. For example, `cpaCySymQueryStats` or `cpaCySymQueryStats64` for symmetric cryptography. See the *Intel® QuickAssist Technology Cryptographic API Reference Manual* for more information about these functions.
- For kernel space instances, looking at entries in the `/proc/dh89xxcc_devX` directory, where X is the device number. For example, `/proc/icp_dh89xxcc_dev0/cy/IPSec0` for all statistics related to cryptography instance IPSec0, where IPSec0 is the name given to the instance in the config file (`Cy0Name = "IPSec0"`). See [Debug Feature](#) on page 47 for more information.

**Table 5. Statistics Parameters**

Parameter	Description	Default	Range
statsGeneral	Enables/disables statistics in general.	1	1 or 0
statsDc	Enables/disables statistics for data compression.	1	1 or 0
statsDh	Enables/disables statistics for the Diffie-Hellman algorithm.	1	1 or 0
statsDrbg	Enables/disables statistics for the Deterministic Random Bit Generator (DRBG).	1	1 or 0
statsDsa	Enables/disables statistics for the Digital Signature Algorithm (DSA).	1	1 or 0
statsEcc	Enables/disables statistics for Elliptic Curve Cryptography (ECC).	1	1 or 0
statsKeyGen	Enables/disables statistics for the Key Generation algorithm.	1	1 or 0
statsLn	Enables/disables statistics for the Large Number generator.	1	1 or 0
statsPrime	Enables/disables statistics for the Prime Number detector.	1	1 or 0
statsRsa	Enables/disables statistics for the RSA algorithm.	1	1 or 0
statsSym	Enables/disables statistics for symmetric ciphers.	1	1 or 0
<i>Note:</i> "Default" denotes the value in the configuration file when shipped. A value of 1 indicates "enabled"; a value of 0 indicates "disabled".			



### 6.2.3 Optimized Firmware for Wireless Applications

When using the simplified configuration file format (indicated by the existence of the `ConfigVersion` parameter), if the `NumProcesses` parameter in the [WIRELESS] section of the configuration file is greater than 0, a version of the firmware optimized for small cryptography packets is automatically selected. In this case, each cryptography process consumes six rings as in the "standard" firmware case. The range for the `NumProcesses` parameter in the [WIRELESS] section is constrained in the same way as that describe in [Maximum Number of Process Calculations](#) on page 79), except that only cryptography instances (no data compression instances) are supported by the optimized firmware.

The optimized firmware operates with the following constraints and characteristics:

- SGL and Flat buffers are supported.
- The maximum supported Source/Destination payload size is 2K (where payload is either a flat buffer with a size up to 2K or the total number of bytes in flat buffers specified in SGL descriptors).
- Only rings 0-31 and rings 128-159 are use, that is, the first *two banks* in the lower and upper clusters (sets of banks), *where a bank has 16 rings*.
- There is no support for the runtime (resent) `Init AE` and `Init Ring` info messages (these messages must be sent once in the start-up phase per AE).
- Cipher Only and Auth Only (Mode0/Mode1/Mode2) processing is supported.
- TRNG (INIT/GET ENTROPY)/Compression/Asymmetric (PKE) services are not supported.
- Admin service is not supported.
- Chained (Cipher-Auth/Auth-Cipher/GCM/CCM) operation is not supported.
- Partial Cipher Only or Partial Auth Only requests are not supported.
- Nested Auth operation is not supported.
- Key generation services, such as TLS/SSL/MGF are not supported.
- Wireless image does not support virtualized environments.
- Request ordering is always enabled.

## 6.3 Logical Instances Section

This section allows the configuration of logical instances in each address domain (kernel space and individual user space processes). See [Hardware Assisted Rings](#) on page 35 and [Logical Instances](#) on page 22 for more information.

The address domains are in the following format:

- For the kernel address domain: `[KERNEL]`
- For user process address domains: `[xxxxxx]`, where `xxxxxx` may be any ASCII value that uniquely identifies the user mode process.

To allow a driver to correctly configure the logical instances associated with a user process, the process must call the function `icp_sal_userStartMultiProcess`, passing the `xxxxxx` string during process initialization. When the user space process is finished, it must call the function `icp_sal_userStop` to free resources. See [User Space Access Configuration Functions](#) on page 125 for more information.



The `NumProcesses` parameter (in the User Process section) indicates the max number of user space processes within that section name with access to instances on this device. See [icp\\_sal\\_userStartMultiProcess Usage](#) for more information.

The items that can be configured for a logical instance are:

- The name of the logical instance
- The accelerator associated with this logical instance
- The core to which the instance is affinitized (optional)

### 6.3.1 [KERNEL] Section

In the [KERNEL] section of the configuration file, information about the number and type of kernel instances can be defined.

The following table describes the parameters that determine the number of kernel instances for each service.

*Note:* The maximum number of cryptographic instances supported is 32.

Parameter	Description	Default	Range
NumberCyInstances	Specifies the number of cryptographic instances. <i>Note:</i> Depends on the number of allocations to other services.	2	0 to 32
NumberDcInstances	Specifies the number of data compression instances. <i>Note:</i> Depends on the number of allocations to other services.	1	0 to 64
<i>Note:</i> "Default" denotes the value in the configuration file when shipped.			

#### 6.3.1.1 Cryptographic Logical Instance Parameters

The following table shows the parameters that can be set for cryptographic logical instances.

**Table 6. Cryptographic Logical Instance Parameters**

Parameter	Description	Default	Range
CyXName	Specifies the name of cryptographic instance number X.	IPSec0	String (max. 64 characters)
CyXAcceleratorNumber	Specifies the accelerator number that the cryptographic instance number X is assigned to.	0	0, 1, 2 or 3
CyXIsPolled	Specifies if cryptographic instance number X works in poll mode or IRQ mode.	0 for kernel space instances 1 for user space instances	0 (interrupt mode), 1 (poll mode)
CyXNumConcurrentSymRequests (optional)	Specifies the number of in-progress cryptographic concurrent symmetric requests (and responses) for cryptographic instance number X.	N/A	64, 128, 256, 512, 1024, 2048 or 4096
<i>continued...</i>			




Parameter	Description	Default	Range
	<p><i>Note:</i> Overrides the default <code>CyNumConcurrentSymRequests</code> value in the General section for this specific instance.</p> <p><i>Note:</i> In the configuration file, this parameter must be specified before the <code>CyXCoreAffinity</code> parameter. If it is not, the default value specified in <code>CyNumConcurrentSymRequests</code> in the General section is used.</p>		
<code>CyXNumConcurrentAsymRequests</code> (optional)	<p>Specifies the number of concurrent asymmetric requests for cryptographic instance number X.</p> <p><i>Note:</i> Overrides the default <code>CyNumConcurrentAsymRequests</code> value in the General section for this specific instance.</p> <p><i>Note:</i> In the configuration file, this parameter must be specified before the <code>CyXCoreAffinity</code> parameter. If it is not, the default value specified in <code>CyNumConcurrentAsymRequests</code> in the General section is used.</p>	N/A	64, 128, 256, 512, 1024, 2048 or 4096
<code>CyXCoreAffinity</code>	Specifies the core to which the instance should be affinitytized.	Varies depending on the value of X.	0 to max. number of cores in the system
<i>Note:</i> "Default" denotes the value in the configuration file when shipped.			

### 6.3.1.2 Data Compression Logical Instance Parameters

The following table shows the parameters in the configuration file that can be set for data compression logical instances.

*Note:* The maximum number of data compression instances supported is 126.

Parameter	Description	Default	Range
<code>DcXName</code>	Specifies the name of data compression instance number X.	IPComp0	String (max. 64 characters)
<code>DcXAcceleratorNumber</code>	Specifies the accelerator number that the data compression instance number X is assigned to.	0	0 or 1
<code>DcXIsPolled</code>	Specifies if data compression instance number X works in poll mode or IRQ mode.	0 for kernel space instances 1 for user space instances	0 (interrupt mode), 1 (poll mode)
<code>DcXNumConcurrentRequests</code> (optional)	<p>Specifies the number of data compression concurrent requests.</p> <p>Overrides the default <code>DcNumConcurrentRequests</code> value in the General section for this specific instance.</p>	N/A	64, 128, 256, 512, 1024, 2048 or 4096
continued...			



Parameter	Description	Default	Range
	<i>Note:</i> In the configuration file, this parameter must be specified before the <code>DcXCoreAffinity</code> parameter. If it is not, the default value specified in <code>DcNumConcurrentRequests</code> in the General section is used.		
<code>DcXCoreAffinity</code>	Specifies the core to which this data compression instance is affinized.	Varies depending on the value of X.	0 to max. number of cores in the system
<i>Note:</i> "Default" denotes the value in the configuration file when shipped.			

## 6.3.2 [DYN] Section

In the [DYN] section of the configuration file, information about the number and type of instances that can be allocated dynamically are specified.

The parameters that can be included in the [DYN] section are the same as those that can be included in the [KERNEL] section. See [\[KERNEL\] Section](#) on page 75 for details.

Once the logical instances are reserved in the configuration file, they can be allocated using the dynamic instance allocation APIs. See [Dynamic Instance Allocation Functions](#) on page 108 for more information.

### 6.3.2.1 Dynamic Instance Configuration Example

The following configuration file snippets demonstrate the reservation of instances for dynamic allocation. In a system that uses the two configuration files below, `icp_sal_userCyInstancesAlloc` can allocate up to 26 cryptographic (cy) instances and `icp_sal_userDcInstancesAlloc` can allocate up to 14 data compression (dc) instances. See [Dynamic Instance Allocation Functions](#) on page 108 for more information.

Taken from: `/etc/dh89xxcc_qa_dev0.conf`

```
...
[DYN]
NumberCyInstances = 10
NumberDcInstances = 4

# Crypto - User instance DYN #0
Cy0Name = "DYN0"
Cy0IsPolled = 1
Cy0AcceleratorNumber = 0
# List of core affinities
Cy0CoreAffinity = 0

# Crypto - User instance DYN #1
Cy1Name = "DYN1"
Cy1IsPolled = 1
Cy1AcceleratorNumber = 1
# List of core affinities
Cy1CoreAffinity = 1

# Crypto - User instance DYN #2
Cy2Name = "DYN2"
Cy2IsPolled = 1
Cy2AcceleratorNumber = 2
```



```
# List of core affinities
Cy2CoreAffinity = 2

...

# Data Compression - User space DYN instance #0
Dc0Name = "DCDYN0"
Dc0AcceleratorNumber = 0
Dc0IsPolled = 1
Dc0CoreAffinity = 0

# Data Compression - User space DYN instance #1
Dc1Name = "DCDYN1"
Dc1AcceleratorNumber = 1
Dc1IsPolled = 1
Dc1CoreAffinity = 1

...
```

Taken from: /etc/dh89xxcc\_qa\_dev1.conf

```
...

[DYN]
NumberCyInstances = 16
NumberDcInstances = 10

...
```

### 6.3.3 User Process [xxxxx] Sections

In each [xxxxx] section of the configuration file, user space access to the device can be configured.

The following table shows the parameters in the configuration file that can be set for user process [xxxxx] sections.

**Table 7. User Process [xxxxx] Sections Parameters**

Parameter	Description	Default	Range
NumProcesses	<p>The number of user space processes with section name [xxxxx] that have access to this device.</p> <p>The maximum number of processes that can call <a href="#">icp_sal_userStartMultiProcess</a> and be active at any one time. See <a href="#">icp_sal_userStartMultiProcess Usage</a> on page 127 for more information.</p> <p><b>Caution:</b> Resources are preallocated. If this parameter value is set too high, the driver fails to load.</p>	1	For constraints, see <a href="#">Maximum Number of Process Calculations</a> on page 79.
LimitDevAccess	<p>Indicates if the user space processes in this section are limited to only access instances on this device.</p> <p>See <a href="#">Configuring Multiple PCH Devices in a System</a> on page 80 for more information on configuring multiple user space processes on a multi device system.</p>	0	0 (disabled, processes in this section can access multiple devices) or 1 (enabled, processes in this section can only access this device)
<b>continued...</b>			



Parameter	Description	Default	Range
NumberCyInstances	Specifies the number of cryptographic instances. <i>Note:</i> Depends on the number of allocations to other services.	1	0 to 32
NumberDcInstances	Specifies the number of data compression instances. <i>Note:</i> Depends on the number of allocations to other services.	1	0 to 126
<i>Note:</i> "Default" denotes the value in the configuration file when shipped. <i>Note:</i> The order of NumProcesses and LimitDevAccess parameters is important. The NumProcess parameter must appear <b>before</b> the LimitDevAccess parameter in the section.			

Parameters for each user process instance can also be defined. The parameters that can be included for each specific user process instance are similar to those in the [Logical Instances Section](#) on page 74.

### 6.3.3.1 Maximum Number of Process Calculations

The NumProcesses parameter is the number of user space processes within the [xxxx] section domain with access to this device.

The value to which this parameters can be set is determined by a number of factors, most significantly, the number of cryptography instances and/or data compression instances in the processes. The total number of instances created by the driver is given by the expression:

$$(\text{NumProcesses}) \times (\text{NumberCyInstances} + \text{NumberDcInstances})$$

For communications between the CPU and an accelerator, each cryptography instance consumes six hardware assisted rings and each data compression instance consumes two rings. In addition, four rings are reserved for administration purposes. A further constraint is that it is only possible to have two cryptography instances per bank, restricting the maximum number of cryptography instances to 32.

The total number of rings available is 256; therefore, the NumProcesses parameter can only be set to a value that meets the constraints described above.

The following are examples that make use of most of the rings on a device:

- NumProcesses can be set to 16, if NumberCyInstances = 2 (consuming 192 rings) and NumberDcInstances = 1 (consuming 32 rings), with 4 rings for administration, giving a total of 228 (meeting the <256 constraint).
- NumProcesses can be set to 31, if NumberCyInstances = 1 (consuming 186 rings) and NumberDcInstances = 1 (consuming 62 rings), with 4 rings for administration, giving a total of 248 (meets the <256 constraint).
- NumProcesses can be set to 32, if NumberCyInstances = 1 and NumberDcInstances = 0. This is because you can only have two cryptography instances per ring bank (the rings for each cryptography instance must be in the same ring bank) and there are a total of 16 banks.



## 6.4 Configuring Multiple PCH Devices in a System

A platform may include more than one PCH device. Each device must have its own configuration file. The format and structure of the configuration file is exactly the same for all devices. Consequently, the configuration file for device 0, `dh89xxcc_qa_dev0.conf`, can be cloned for use with other PCH devices.

Simply make a copy of the file and rename it by changing the "dev0" part of the file name, for example, for device 1 change the file name to `dh89xxcc_qa_dev1.conf`, for device 2, change the file name to `dh89xxcc_qa_dev2.conf` and so on. Then, you can configure each device by editing the corresponding configuration file accordingly. There can be up to 32 PCH devices on a platform.

Each PCH device must have its own configuration file. If a configuration file does not exist for a device, that device will not start at all and an error is displayed indicating that a configuration file was not found.

To determine the number of PCH devices in a system, use the `lspci` utility:

```
lspci -d 8086:0434
```

The output from a system with two PCH devices is similar to the following:

```
08:00.0 Co-processor: Intel Corporation Device 0434
09:00.0 Co-processor: Intel Corporation Device 0434
```

Then, after the driver is loaded, the user can use the `qat_service` script to determine the name of each device and its status. For example:

```
./qat_service status
```

Again, in a system with two PCH devices, the output looks like this:


```
icp_dev0 - type=dh89xxcc, inst_id=0, bsf=01:00:0, #accel=2, #engines=8, state=up
icp_dev1 - type=dh89xxcc, inst_id=1, bsf=05:00:0, #accel=2, #engines=8, state=up
```

The user can also use the `qat_service` to start, stop, restart and shutdown each device separately or all devices together. See [Managing Acceleration Devices Using qat\\_service](#) on page 46 for more information.

Some important configuration file information when using multiple PCH devices:

- When specifying kernel and user space instances in the configuration file, the `Cy<Number>Name` and `Dc<Number>Name` parameters must be unique in the context of the section name only. For example, it is valid to have a parameter called `Cy0Name` in both a kernel instance section and a user instance section in the same configuration file without issue. Also, the parameter names do not need to be unique at a system-wide level. For example, it is valid to have a parameter called `Cy0Name` in both the configuration file for `dev0` and the configuration file for `dev1` without issue.
- For devices with configuration files that have the same section name, for example, "SSL" and the same data in that section, is it necessary to use the `cpaCyInstanceGetInfo2()` function to distinguish between devices. The `cpaCyInstanceGetInfo2()` allows the user of the API to query which physical device





a cryptography instance handle belongs to. In addition, for any application domain defined in the configuration files ( [KERNEL], [SSL] and so on), a call to `cpaCyGetNumInstances()` returns the number of cryptography instances defined for that domain across all configuration files. A subsequent call to `cpaCyGetInstances()` obtains these instance handles.

- When using multiple configuration files, the `LimitDevAccess` parameter for a process must be enabled or disabled in all configuration files. The driver may not find the correct entries in the configuration file if the `LimitDevAccess` option is enabled in one configuration file and disabled in another.

## 6.5 Configuring Multiple Processes on a Multiple-Device System

As an example, consider a system with two PCH devices (in total, eight crypto acceleration engines, four on each device) where it is necessary to configure two user space sections. One section we identify as `SSL` and the other we identify as `IPSec`.

- For the `SSL` section, we want to configure eight processes, where each process has access to one acceleration instance.
- For the `IPSec` section, we want to configure one process with access to all eight acceleration engines.

In this scenario, the user space section of the configuration files would look like the following.

For `dh89xxcc_qa_dev0.conf`:

```
[SSL] #User space section name
NumProcesses=4 #There are 4 user space process with section name SSL with access
to this device
LimitDevAccess=1 # These 4 SSL user space processes only use this device
NumCyInstances=1 # Each process has access to 1 Cy instance on this device
NumDcInstances=0 # Each process has access to 0 Dc instances on this device

# Crypto - User instance #0
Cy0Name = "SSL0"
Cy0IsPolled = 1
Cy0AcceleratorNumber = 0,1,2,3
Cy0CoreAffinity = 0 # Core affinity not used for polled instance

[IPsec] #User space section name
NumProcesses=1 #There is 1 user space process with section name IPSec with access
to this device
LimitDevAccess=0 # This IPSec user space process may have access to other devices
NumCyInstances=4 # The IPSec process has access to 4 Cy instances on this device
NumDcInstances=0 # The IPSec process has access to 0 Dc instances on this device

# Crypto - User instance #0
Cy0Name = "IPSec0"
Cy0IsPolled = 1
Cy0AcceleratorNumber = 0
Cy0CoreAffinity = 0 # Core affinity not used for polled instance
# Crypto - User instance #1
Cy1Name = "IPSec1"
Cy1IsPolled = 1
Cy1AcceleratorNumber = 1
Cy1CoreAffinity = 0 # Core affinity not used for polled instance
# Crypto - User instance #2
Cy2Name = "IPSec2"
Cy2IsPolled = 1
Cy2AcceleratorNumber = 2
```



```
Cy2CoreAffinity = 0 # Core affinity not used for polled instance
# Crypto - User instance #3
Cy3Name = "IPSec3"
Cy3IsPolled = 1
Cy3AcceleratorNumber = 3
Cy3CoreAffinity = 0 # Core affinity not used for polled instance
```

For dh89xxcc\_dev1.conf:

```
[SSL] #User space section name
NumProcesses=4 #There are 4 user space process with section name SSL with access
to this device
LimitDevAccess=1 # These 4 SSL user space processes only use this device
NumCyInstances=1 # Each process has access to 1 Cy instance on this device
NumDcInstances=0 # Each process has access to 0 Dc instances on this device

# Crypto - User instance #0
Cy0Name = "SSL0"
Cy0IsPolled = 1
Cy0AcceleratorNumber = 0,1,2,3
Cy0CoreAffinity = 0 # Core affinity not used for polled instance

[IPsec] #User space section name
NumProcesses=1 #There is 1 user space process with section name IPSec with access
to this device
LimitDevAccess=0 # This IPSec user space process may have access to other devices
NumCyInstances=4 # The IPSec process has access to 4 Cy instances on this device
NumDcInstances=0 # The IPSec process has access to 0 Dc instances on this device

# Crypto - User instance #0
Cy0Name = "IPSec0"
Cy0IsPolled = 1
Cy0AcceleratorNumber = 0
Cy0CoreAffinity = 0 # Core affinity not used for polled instance
# Crypto - User instance #1
Cy1Name = "IPSec1"
Cy1IsPolled = 1
Cy1AcceleratorNumber = 1
Cy1CoreAffinity = 0 # Core affinity not used for polled instance
# Crypto - User instance #2
Cy2Name = "IPSec2"
Cy2IsPolled = 1
Cy2AcceleratorNumber = 2
Cy2CoreAffinity = 0 # Core affinity not used for polled instance
# Crypto - User instance #3
Cy3Name = "IPSec3"
Cy3IsPolled = 1
Cy3AcceleratorNumber = 3
Cy3CoreAffinity = 0 # Core affinity not used for polled instance
```

Eight processes (with section name SSL) can call the

`icp_sal_userStartMultiProcess("SSL", CPA_TRUE)` function to get access to one crypto instance each. One process (with section name IPSec) can call the `icp_sal_userStartMutliProcess("IPSec", CPA_FALSE)` function to get access to eight crypto instances.

Internally in the driver, this works as follows:

1. When the driver is configured (that is, the service `qat_service` is called), the driver reads the configuration file for the device and populates an internal configuration table.
2. Reading the configuration file for dev0:



- a. For the section named [SSL], the driver determines that four processes are required and that these processes are limited to access to this device only. In this case, the driver creates four internal sections that it labels SSL\_DEVO\_INT\_0, SSL\_DEVO\_INT\_1, SSL\_DEVO\_INT\_2 and SSL\_DEVO\_INT\_3. Each section is given access to one crypto instance as described.
  - b. For section name [IPSec], the driver determines that one process is required and that this process is not limited to access to this device only (that is, it may access instances on other devices). In this case, the driver creates one internal section that it labels IPSec\_INT\_0 and gives this access to four crypto instances on this device.
3. Reading the configuration file for dev1:
- a. For the section named [SSL], the driver determines that four processes are required and that these processes are limited to access this device only. In this case, the driver creates four internal sections that it labels SSL\_DEV1\_INT\_0, SSL\_DEV1\_INT\_1, SSL\_DEV1\_INT\_2 and SSL\_DEV1\_INT\_3. Each section is given access to one crypto instance as described.
  - b. For the section named [IPSec], the driver determines that one process is required and that this process may have access to instances on other devices. In this case, the driver creates one internal section that it labels IPSec\_INT\_0 and gives this access to four crypto instances on this device. Notice that this section name now appears in both devices' internal configuration and therefore the process that gets assigned this section name will have access to instances on both devices.
4. In total, there are nine separate sections (SSL\_DEVO\_INT\_0, SSL\_DEVO\_INT\_1, SSL\_DEVO\_INT\_2, SSL\_DEVO\_INT\_3, SSL\_DEV1\_INT\_0, SSL\_DEV1\_INT\_1, SSL\_DEV1\_INT\_2, SSL\_DEV1\_INT\_3 and IPSec\_INT\_0) with access to crypto instances.

When a process calls the `icp_sal_userStartMultiProcess("SSL", CPA_TRUE)` function, the driver locates the next available section of the form `SSL_DEV<m>_INT<...>` (of which there are eight in total in this example) and assigns this section to the process. This gives the process access to corresponding crypto instances.


When a process calls the `icp_sal_userStartMultiProcess("IPSec", CPA_FALSE)` function, the driver locates the next available section of the form `IPSec_INT<...>` (of which there is only one in total for this example) and assigns this section to the process. This gives the process access to the corresponding crypto instances.

**Note:** If a process calls the `icp_sal_userStartMultiProcess("IPSec", CPA_TRUE)` function, the driver locates the next available section of the form `IPSec_DEV<m>_INT<...>` and gives the process access to corresponding crypto instances (zero in this example, since `LimitDevAccess=0` in the IPSec section of the config file). When the process queries the number of crypto instances in this case (using `cpaCyGetNumInstances()`), the number returned will be zero because this process was assigned a section that was not configured with any instances using the config file.

## 6.6 Sample Configuration File (V2)

This following sample configuration file is provided in the software package.

```
#####
#
# @par
# This file is provided under a dual BSD/GPLv2 license.  When using or
```




```
# redistributing this file, you may do so under either license.
#
# GPL LICENSE SUMMARY
#
# Copyright(c) 2007-2012 Intel Corporation. All rights reserved.
#
# This program is free software; you can redistribute it and/or modify
# it under the terms of version 2 of the GNU General Public License as
# published by the Free Software Foundation.
#
# This program is distributed in the hope that it will be useful, but
# WITHOUT ANY WARRANTY; without even the implied warranty of
# MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the GNU
# General Public License for more details.
#
# You should have received a copy of the GNU General Public License
# along with this program; if not, write to the Free Software
# Foundation, Inc., 51 Franklin St - Fifth Floor, Boston, MA 02110-1301 USA.
# The full GNU General Public License is included in this distribution
# in the file called LICENSE.GPL.
#
# Contact Information:
# Intel Corporation
#
# BSD LICENSE
#
# Copyright(c) 2007-2012 Intel Corporation. All rights reserved.
# All rights reserved.
#
# Redistribution and use in source and binary forms, with or without
# modification, are permitted provided that the following conditions
# are met:
#
# * Redistributions of source code must retain the above copyright
# notice, this list of conditions and the following disclaimer.
# * Redistributions in binary form must reproduce the above copyright
# notice, this list of conditions and the following disclaimer in
# the documentation and/or other materials provided with the
# distribution.
# * Neither the name of Intel Corporation nor the names of its
# contributors may be used to endorse or promote products derived
# from this software without specific prior written permission.
#
# THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS
# "AS IS" AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT
# LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR
# A PARTICULAR PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT
# OWNER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL,
# SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT
# LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE,
# DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY
# THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT
# (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE
# OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
#
#
#####

#####
# General Section
#####

[GENERAL]
ServicesEnabled = cy0;cy1;dc

# Use version 2 of the config file
ConfigVersion = 2
# Look Aside Cryptographic Configuration
cyHmacAuthMode = 1
```



```
# Look Aside Compression Configuration
dcTotalSRAMAvailable = 0

# Firmware Location Configuration
Firmware_MofPath = mof_firmware.bin
Firmware_MmpPath = mmp_firmware.bin

#Default values for number of concurrent requests*/
CyNumConcurrentSymRequests = 512
CyNumConcurrentAsymRequests = 128
DcNumConcurrentRequests = 512

#Statistics, valid values: 1,0
statsGeneral = 1
statsDc = 1
statsDh = 1
statsDrbg = 1
statsDsa = 1
statsEcc = 1
statsKeyGen = 1
statsLn = 1
statsPrime = 1
statsRsa = 1
statsSym = 1

# Enables or disables Single Root Complex IO Virtualization.
# If this is enabled (1) then SRIOV and VT-d need to be enabled in
# BIOS and there can be no Cy or Dc instances created in PF (Dom0).
# If this is disabled (0) then SRIOV and VT-d need to be disabled
# in BIOS and Cy and/or Dc instances can be used in PF (Dom0)
SRIOV_Enabled = 0

#When using virtualisation this key indicates the offset of the bundle
#to be used by the Physical Functions (PF).
PF_bundle_offset = 1

#Debug feature, if set to 1 it enables additional entries in /proc filesystem
ProcDebug = 1

#####
#
# Logical Instances Section
# A logical instance allows each address domain
# (kernel space and individual user space processes)
# to configure rings (i.e. hardware assisted queues)
# to be used by that address domain and to define the
# behavior of that ring.
#
# The address domains are in the following format
# - For kernel address domains
#   [KERNEL]
# - For user process address domains
#   [xxxxx]
#   Where xxxxx may be any ascii value which uniquely identifies
#   the user mode process.
#   To allow the driver correctly configure the
#   logical instances associated with this user process,
#   the process must call the icp_sal_userStartMultiProcess(...)
#   passing the xxxxx string during process initialisation.
#   When the user space process is finished it must call
#   icp_sal_userStop(...) to free resources.
#   NumProcesses will indicate the maximum number of processes
#   that can call icp_sal_userStart on this instance.
#   Warning: the resources are preallocated: if NumProcesses
#   is too high, the driver will fail to load
#
# Items configurable by a logical instance are:
# - Name of the logical instance
# - The accelerator associated with this logical
#   instance
# - The core the instance is affinitized to (optional)
```



```
#
# Note: Logical instances may not share the same ring, but
#       may share a ring bank.
#
# The format of the logical instances are:
# - For crypto:
#       Cy<n>Name = "xxxx"
#       Cy<n>AcceleratorNumber = 0-3
#       Cy<n>CoreAffinity = 0-7
#
# - For Data Compression
#       Dc<n>Name = "xxxx"
#       Dc<n>AcceleratorNumber = 0-1
#       Dc<n>CoreAffinity = 0-7
#
# Where:
#       - n is the number of this logical instance starting at 0.
#       - xxxx may be any ascii value which identifies the logical instance.
#
# Note: for user space processes, a list of values can be specified for
# the accelerator number and the core affinity: for example
#       Cy0AcceleratorNumber = 0,2
#       Cy0CoreAffinity = 0,2,4
# These comma-separated lists will allow the multiple processes to use
# different accelerators and cores, and will wrap around the numbers
# in the list. In the above example, process 0 will use accelerator 0,
# and process 1 will use accelerator 2
#
#####

#####
# Kernel Instances Section
#####
[KERNEL]
NumberCyInstances = 4
NumberDcInstances = 2

# Crypto - Kernel instance #0
Cy0Name = "IPSec0"
Cy0AcceleratorNumber = 0
Cy0IsPolled = 0
Cy0CoreAffinity = 4

# Crypto - Kernel instance #1
CylName = "IPSec1"
CylAcceleratorNumber = 1
CylIsPolled = 0
CylCoreAffinity = 5

# Crypto - Kernel instance #2
Cy2Name = "IPSec2"
Cy2AcceleratorNumber = 2
Cy2IsPolled = 0
Cy2CoreAffinity = 6

# Crypto - Kernel instance #3
Cy3Name = "IPSec3"
Cy3AcceleratorNumber = 3
Cy3IsPolled = 0
Cy3CoreAffinity = 7

# Data Compression - Kernel instance #0
Dc0Name = "IPComp0"
Dc0AcceleratorNumber = 0
Dc0IsPolled = 0
Dc0CoreAffinity = 4

# Data Compression - Kernel instance #1
Dc1Name = "IPComp1"
Dc1AcceleratorNumber = 1
Dc1IsPolled = 0
```



```
#Concurrent request value can optionally be overwritten
#DclNumConcurrentRequests = 256
DclCoreAffinity = 5

#####
# User Process Instance Section
#####
[SSL]
NumberCyInstances = 4
NumberDcInstances = 2
NumProcesses = 1
LimitDevAccess = 0

# Crypto - User instance #0
Cy0Name = "SSL0"
Cy0IsPolled = 1
Cy0AcceleratorNumber = 0
# List of core affinities
Cy0CoreAffinity = 4

# Crypto - User instance #1
CylName = "SSL1"
CylIsPolled = 1
CylAcceleratorNumber = 1
# List of core affinities
CylCoreAffinity = 5

# Crypto - User instance #2
Cy2Name = "SSL2"
Cy2IsPolled = 1
Cy2AcceleratorNumber = 2
# List of core affinities
Cy2CoreAffinity = 6

# Crypto - User instance #3
Cy3Name = "SSL3"
Cy3IsPolled = 1
Cy3AcceleratorNumber = 3
# List of core affinities
Cy3CoreAffinity = 7

# Data Compression - User space instance #0
Dc0Name = "UserDC0"
Dc0AcceleratorNumber = 0
Dc0IsPolled = 1
Dc0CoreAffinity = 4

# Data Compression - User space instance #1
DclName = "UserDC1"
DclAcceleratorNumber = 1
DclIsPolled = 1
DclCoreAffinity = 5

#####
# Wireless Process Instance Section
#####
[WIRELESS]
NumberCyInstances = 1
NumberDcInstances = 0
NumProcesses = 0


# Crypto - User instance #0
Cy0Name = "WIRELESS0"
Cy0IsPolled = 1
Cy0AcceleratorNumber = 0
```



```
# List of core affinities
Cy0CoreAffinity = 0
```

```
#####
#
# @par
# This file is provided under a dual BSD/GPLv2 license.  When using or
# redistributing this file, you may do so under either license.
#
# GPL LICENSE SUMMARY
#
# Copyright(c) 2007-2013 Intel Corporation. All rights reserved.
#
# This program is free software; you can redistribute it and/or modify
# it under the terms of version 2 of the GNU General Public License as
# published by the Free Software Foundation.
#
# This program is distributed in the hope that it will be useful, but
# WITHOUT ANY WARRANTY; without even the implied warranty of
# MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the GNU
# General Public License for more details.
#
# You should have received a copy of the GNU General Public License
# along with this program; if not, write to the Free Software
# Foundation, Inc., 51 Franklin St - Fifth Floor, Boston, MA 02110-1301 USA.
# The full GNU General Public License is included in this distribution
# in the file called LICENSE.GPL.
#
# Contact Information:
# Intel Corporation
#
# BSD LICENSE
#
# Copyright(c) 2007-2013 Intel Corporation. All rights reserved.
# All rights reserved.
#
# Redistribution and use in source and binary forms, with or without
# modification, are permitted provided that the following conditions
# are met:
#
# * Redistributions of source code must retain the above copyright
# notice, this list of conditions and the following disclaimer.
# * Redistributions in binary form must reproduce the above copyright
# notice, this list of conditions and the following disclaimer in
# the documentation and/or other materials provided with the
# distribution.
# * Neither the name of Intel Corporation nor the names of its
# contributors may be used to endorse or promote products derived
# from this software without specific prior written permission.
#
# THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS
# "AS IS" AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT
# LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR
# A PARTICULAR PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT
# OWNER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL,
# SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT
# LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE,
# DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY
# THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT
# (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE
# OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
#
# version: QAT1.5.L.1.3.0-90
#####
# General Section
#####
```





```
[GENERAL]
ServicesEnabled = cy0;cy1

# Use version 2 of the config file
ConfigVersion = 2

# Look Aside Cryptographic Configuration
cyHmacAuthMode = 1

# Firmware Location Configuration
Firmware_MofPath = mof_firmware_c2xxx.bin
Firmware_MmpPath = mmp_firmware_c2xxx.bin

#Default values for number of concurrent requests*/
CyNumConcurrentSymRequests = 512
CyNumConcurrentAsymRequests = 64

#Statistics, valid values: 1,0
statsGeneral = 1
statsDh = 1
statsDrbg = 1
statsDsa = 1
statsEcc = 1
statsKeyGen = 1
statsLn = 1
statsPrime = 1
statsRsa = 1
statsSym = 1

#Debug feature, if set to 1 it enables additional entries in /proc filesystem
ProcDebug = 1

#####
#
# Logical Instances Section
# A logical instance allows each address domain
# (kernel space and individual user space processes)
# to configure rings (i.e. hardware assisted queues)
# to be used by that address domain and to define the
# behavior of that ring.
#
# The address domains are in the following format
# - For kernel address domains
#   [KERNEL]
# - For user process address domains
#   [xxxxx]
# Where xxxxx may be any ascii value which uniquely identifies
# the user mode process.
# To allow the driver correctly configure the
# logical instances associated with this user process,
# the process must call the icp_sal_userStartMultiProcess(...)
# passing the xxxxx string during process initialisation.
# When the user space process is finished it must call
# icp_sal_userStop(...) to free resources.
# NumProcesses will indicate the maximum number of processes
# that can call icp_sal_userStartMultiProcess on this instance.
# Warning: the resources are preallocated: if NumProcesses
# is too high, the driver will fail to load
#
# Items configurable by a logical instance are:
# - Name of the logical instance
# - The accelerator associated with this logical
#   instance
# - The core the instance is affinitized to (optional)
#
# Note: Logical instances may not share the same ring, but
#       may share a ring bank.
#
# The format of the logical instances are:
# - For crypto:
```



```
#           Cy<n>Name = "xxxx"
#           Cy<n>AcceleratorNumber = 0-1
#           Cy<n>CoreAffinity = 0-7
#
# Where:
#   - n is the number of this logical instance starting at 0.
#   - xxxx may be any ascii value which identifies the logical instance.
#
# Note: for user space processes, a list of values can be specified for
# the accelerator number and the core affinity: for example
#       Cy0AcceleratorNumber = 0,1
#       Cy0CoreAffinity = 0,2,4
# These comma-separated lists will allow the multiple processes to use
# different accelerators and cores, and will wrap around the numbers
# in the list. In the above example, process 0 will use accelerator 0,
# and process 1 will use accelerator 1
#
#####

#####
# Kernel Instances Section
#####
[KERNEL]
NumberCyInstances = 2

# Crypto - Kernel instance #0
Cy0Name = "IPSec0"
Cy0AcceleratorNumber = 0
Cy0IsPolled = 0
Cy0CoreAffinity = 0

# Crypto - Kernel instance #1
CylName = "IPSec1"
CylAcceleratorNumber = 1
CylIsPolled = 0
CylCoreAffinity = 1

#####
# User Process Instance Section
#####
[SSL]
NumberCyInstances = 2
NumProcesses = 1
LimitDevAccess = 0

# Crypto - User instance #0
Cy0Name = "SSL0"
Cy0IsPolled = 1
Cy0AcceleratorNumber = 0
# List of core affinities
Cy0CoreAffinity = 0

# Crypto - User instance #1
CylName = "SSL1"
CylIsPolled = 1
CylAcceleratorNumber = 1
# List of core affinities
CylCoreAffinity = 1

#####
# Wireless Process Instance Section
#####
[WIRELESS]
NumberCyInstances = 1
NumProcesses = 0

# Crypto - User instance #0
Cy0Name = "WIRELESS0"
Cy0IsPolled = 1
Cy0AcceleratorNumber = 0
```



```
# List of core affinities
Cy0CoreAffinity = 0
```

## 6.7 Configuration File Version 2 Differences

**Note:**

Both the configuration file Version 2 and Version 1 are supported by the acceleration driver. The `ConfigVersion` parameter if present and set to 2 (`ConfigVersion = 2`) indicates that the new configuration format will be used. Otherwise, the older format is used as before.

The following is a summary of the differences between the configuration file Version 2 and Version 1 file format:

- Bank and ring numbers are no longer specified in the configuration file; they are dynamically allocated.
- Core affinity can be specified for each instance. The driver will allocate a bank with that affinity.
- The number of current requests (for symmetric cryptography, asymmetric cryptography and data compression) are now specified in the General section of the configuration file, and can be overwritten for each particular instance if needed. If they are not specified at all, a default value is used by the driver.
- Accelerator number and execution engine parameters have been merged. The interpretation now is that there are four accelerators as opposed to two accelerators with two engines for each accelerator.
- Interrupt coalescing parameters are now in the General section (previously in the Accelerator sections).
- In the User Space section, the new `NumProcesses` parameter allows that number of processes to use that section. The core affinity for each of the processes is specified in a comma separated list.

For example, if `Cy0AcceleratorNumber=0,1,2,3`, the first process uses accelerator 0, the second uses accelerator 1, and so on. If there are more processes than list elements, it loops back. For example, if there are 8 processes and the list only contains elements 0,1,2,3, the fourth process uses accelerator 0 again, the fifth process uses accelerator 1, and so on. In order to use this functionality, the processes must be started with the [icp\\_sal\\_userStartMultiProcess](#) function.

- The `LimitDevAccess` parameter has been added. This parameter indicates if the user space processes in the section containing the `LimitDevAccess` parameter are limited to only access instances on a specific device.



## 7.0 Secure Architecture Considerations

This chapter describes the potential threats identified as part of the secure architecture analysis of the Acceleration Complex within the Intel® Communications Chipset 8900 to 8920 Series (PCH) and the actions that can be taken to protect against these threats. This chapter concentrates on the Acceleration Complex. There are no additional security considerations related to other major components within the PCH, including the GbE component (based on the Intel® 82580 Gigabit Ethernet Controller), and the I/O component (based on the Intel® P55 Express Chipset).

First, the terminology covering the main threat categories and mechanisms, attacker privilege and deployment models are presented. Then, some common mitigation actions that can be applied to many of these threat categories and mechanisms are discussed. Finally, more specific threat/attack vectors, including attacks against specific services of the PCH device are described.

### 7.1 Terminology

Each of the potential threat/attack vectors discussed may be described in terms of the following:

- [Threat Categories](#) on page 92
- [Attack Mechanism](#) on page 92
- [Attacker Privilege](#) on page 93
- [Deployment Models](#) on page 93

#### 7.1.1 Threat Categories


System threats can be classified into the categories in the following table.

**Table 8. System Threat Categories**

Category	Nature of Threat and Examples
Exposure of Data	<ul style="list-style-type: none"><li>• Attacker reads data to which they should not have read access</li><li>• Attacker reads cryptographic keys</li></ul>
Modification of Data	<ul style="list-style-type: none"><li>• Attacker overwrites data to which they should not have write access</li><li>• Attacker overwrites cryptographic keys</li></ul>
Denial of Service	<ul style="list-style-type: none"><li>• Attacker causes application or driver software (running on an IA core) to crash</li><li>• Attacker causes Intel® QuickAssist Accelerator firmware to crash</li><li>• Attacker causes excessive use of resource (IA core, Intel® QuickAssist Accelerator firmware thread, silicon slice, PCIe* bandwidth, and so on), thereby reducing availability of the service to legitimate clients</li></ul>

#### 7.1.2 Attack Mechanism

Some of the mechanisms by which an attacker can carry out an attack are listed in the following table.

**Table 9. Attack Mechanisms and Examples**

Mechanism	Examples
Contrived packet stream	Attacker crafts a packet stream that exploits known vulnerabilities in the software, firmware or hardware. This could include vulnerabilities such as buffer overflow bugs, lack of parameter validation, and so on.
Compromised application software	Attacker modifies the application code calling the Intel® QuickAssist Technology API to exploit known vulnerabilities in the driver/hardware.
Application Malware	In an environment where an attacker may be able to run their own application, separate from the main application software, they may invoke the Intel® QuickAssist Technology API to exploit known vulnerabilities in the driver/hardware.
Compromised IA driver software	Attacker modifies the IA driver to exploit known vulnerabilities in the driver/hardware.
Compromised Intel® QuickAssist Technology firmware	Attacker modifies the Intel® QuickAssist Technology firmware to exploit vulnerabilities in the hardware.
Compromised public key firmware <i>Note:</i> For a description of this public key firmware, and how it differs from the Intel® QuickAssist Technology firmware, see <a href="#">Crypto Service Threats - Modification of Public Key FW</a>	Attacker modifies the public key firmware to exploit vulnerabilities in the hardware.
Defect	It is also possible that the attack is not malicious, but rather an unintentional defect.

### 7.1.3 Attacker Privilege

The following table describes the privileges that an attacker may have. The table describes the case of a non-virtualized system.

**Table 10. Attacker Privilege**

Privilege	Comments
Physical access	There is no attempt to protect against threats, such as signal probes, where the attacker has physical access to the system. Customers can protect their systems using physical locks, tamper-proof enclosures, Faraday cages, and so on.
Logged in as privileged user	There is no attempt to protect against threats where the attacker is logged in as a privileged user. Customers can protect their systems using strong, frequently-changed passwords, and so on.
Logged in as unprivileged user	If the attacker is logged into a platform as an unprivileged user, it is important to ensure that they cannot use the services of the PCH to access (read or write) any data to which they would not otherwise have access.
Ability to send packets	In almost all deployments, attackers have the ability to send arbitrary packets from the network (either on LAN or WAN) into the system. It is assumed that threats (for example, contrived packet streams to exploit known vulnerabilities) may arrive in this way.

### 7.1.4 Deployment Models

Some of the possible deployment models are given in the following table.



**Table 11. Deployment Models**

Deployment Model	Examples
System with no untrusted users	<ul style="list-style-type: none"><li>• Network security appliance</li><li>• Server in data center</li></ul>
System with potentially untrusted users	<ul style="list-style-type: none"><li>• Server in data center</li></ul>

## 7.2 Threat/Attack Vectors

A thorough analysis has been conducted by considering each of the threat categories, attack mechanisms, attacker privilege levels, and deployment models. As a result, the following threats have been identified. Also described are the steps a user of the PCH chipset can take to mitigate against each threat.

Some general practices that mitigate many of the common threats are considered first. Thereafter, threats on specific services (such as cryptography, data compression) and mitigation against those threats are described.

### 7.2.1 General Mitigation

The following mitigation techniques are generic to a number of different threat and attack vectors:

- Intel follows Secure Coding guidelines, including performing code reviews and running static analysis on its driver software and firmware, to ensure its compliance with security guidelines. It is recommended that customers follow similar guidelines when developing application code. This should include the use of tools such as static analysis, fuzzing, and so on.
- Ensure each module (including the PCH chipset, processor, and DRAM) is physically secured from attackers. This can include such examples as physical locks, tamper proofing, and Faraday cages (to prevent side-channel attacks via electromagnetic radiation).
- Ensure that network services not required on the module are not operating and that the corresponding network ports are locked down.
- Use strong passwords to protect against dictionary and other attacks on administrative and other login accounts.

### 7.2.2 General Threats

General threats include the following:

- [DMA](#) on page 95
- [Intentional Modification of IA Driver](#) on page 95
- [Modification of Intel QuickAssist Accelerator Firmware](#) on page 96
- [Modification of the PCH Configuration File](#) on page 96
- [Malicious Application Code](#) on page 96
- [Contrived Packet Stream](#) on page 96



### 7.2.2.1 DMA

**Threat:** The PCH can perform Direct Memory Access (DMA, the copying of data) between arbitrary memory locations, without any of the processor's normal memory protection mechanisms. Once an attacker has sufficient privilege to invoke the Intel® QuickAssist Technology API, or to write to/read from the hardware rings used by the driver to communicate with the device, they can send requests to the Intel® QuickAssist Accelerator to perform such DMA, passing arbitrary physical memory addresses as the source and/or destination addresses, thereby reading from and/or writing to regions of memory to which they would otherwise not have access.

**Mitigation:** Ensure that only trusted users are granted permissions to access the Intel® QuickAssist Technology API, or to write to and read from the hardware rings. Specifically, the PCH configuration file describes logical instances of acceleration services and the set of hardware rings to be used for each such instance. User processes can ask the kernel driver to map these rings into their address spaces. To access a given device (identified by the number <N> in the filenames below), the user must be granted read/write access to the following files:

- /dev/icp\_dev<N>\_csr
- /dev/icp\_dev<N>\_ring
- /dev/icp\_dev\_mem
- /dev/icp\_dev\_mem\_page
- /dev/icp\_dev\_processes

The recommendation is that these files have the following permissions by default<sup>1</sup>:

```
# ls -l /dev/icp_dev0_ring
crw-----. 1 root root 249, 0 Jan 17 16:01 /dev/icp_dev0_ring
```

To grant permission to a given user to use the API, that user should be given membership of a group, e.g. group "adm", and the group ownership and permissions should be changed to the following:

```
# ls -l /dev/icp_dev0_ring
crw-rw----. 1 root adm 249, 0 Jan 17 16:02 /dev/icp_dev0_ring
```

Such permissions and group membership should only be provided to trusted users. Such user accounts should be protected with strong passwords.

### 7.2.2.2 Intentional Modification of IA Driver

**Threat:** An attacker can potentially modify the IA driver to behave maliciously.

**Mitigation:** The driver object/executable file on disk should be protected using the normal file protection mechanisms so that it is writable only by trusted users, for example, a privileged user or an administrator.

---

<sup>1</sup> Permissions shown only for one file, but these apply to all files listed.



### 7.2.2.3 Modification of Intel® QuickAssist Accelerator Firmware

**Threat:** An attacker can potentially modify the Intel® QuickAssist Accelerator firmware to behave maliciously. The attacker can then attempt to overwrite the firmware image on disk (so that it gets downloaded on future reboots) or to download the malicious firmware image after the original image has been downloaded, thereby overwriting it.

**Mitigation:** The firmware image on disk should be protected using normal file protection mechanisms so that it is writable only by trusted users, for example, a privileged user or an administrator.

The implementation of the API for downloading firmware to the Intel® QuickAssist Accelerator requires access to a special administrative hardware ring. See the mitigation for the [DMA](#) on page 95 threat to limit access to this ring.

### 7.2.2.4 Modification of the PCH Configuration File

**Threat:** The PCH configuration file is read at initialization time by the driver and specifies what instances of each service (cryptographic, data compression) should be created, and which rings each service instance will use. Modifying this file could lead to denial of service (by deleting required instances), or could be used to attempt to create additional instances that the attacker could subsequently attempt to access for malicious purposes.

**Mitigation:** The configuration file should be protected using the normal file protection mechanisms so that it is writable only by trusted users, for example, a privileged user or an administrator.

**Note:** By default, the configuration file is stored in the `/etc` directory and may be named something like, `dh89xxcc_qa_dev0.conf`. Its default permissions are that it is readable and writable only by root.

### 7.2.2.5 Malicious Application Code

**Threat:** An attacker who can gain access to the Intel® QuickAssist Technology API may be able to exploit the following features of the API:

- Simply sending requests to the accelerator at a high rate reduces the availability of the service to legitimate users.
- Buffers passed to the API have a specified length of up to 32 bits. By specifying excessive lengths, an attacker may be able to cause denial of service by overwriting data beyond the end of a buffer.
- Buffer lists passed to the API consist of a scatter gather list (array of buffers). An attacker may incorrectly specify the number of buffers, causing denial of service due to the reading or writing of incorrect buffers.

**Mitigation:** Only trusted users should be allowed to access the Intel® QuickAssist Technology API, as described as part of the Mitigation threat for the [DMA](#) on page 95.

### 7.2.2.6 Contrived Packet Stream

**Threat:** An attacker may attempt to contrive a packet stream that monopolizes the acceleration services, thereby denying service to legitimate users. This may consist of one or more of the following:





- Sending packets that are compressed (for example, using IPComp) or encrypted (for example, using IPsec), thereby reducing the availability of these services to legitimate traffic.
- Sending excessively large packets, causing some latency for legitimate packets.
- Sending small packets at a high packet rate, causing extra bandwidth utilization on the PCI Express\* bus connecting the device to the processor.

**Mitigation:** Depending on the deployment scenario, it is usually not possible to prevent such attempts at denial of service. The system should be designed to cope with the worst case in terms of throughput and latency at all packet sizes.

### 7.2.3 Threats Against the Cryptographic Service

Threats against the cryptographic service include:

- [Reading and Writing of Cryptographic Keys](#) on page 97
- [Modification of Public Key Firmware](#) on page 97
- [Failure of the Entropy Source for the Random Number Generator](#) on page 98
- [Interference Among Users of the Random Number Service](#) on page 98

#### 7.2.3.1 Reading and Writing of Cryptographic Keys

**Threat:** Cryptographic keys are stored in DRAM. An attacker who can determine where these are stored could read the DRAM to get access to the keys, or could write the DRAM to use keys known by the attacker, thereby compromising the confidentiality of data protected by these keys.

**Mitigation:** DRAM is considered to be inside the cryptographic boundary (as defined by FIPS 140-2). The normal memory protection schemes provided by the Intel® architecture processor and memory controller, and by the operating system, prevent unauthorized access to these memory regions.

#### 7.2.3.2 Modification of Public Key Firmware

**Background:** In addition to the Intel® QuickAssist Accelerator firmware which is downloaded to the Acceleration Complex within the PCH by the driver at initialization time, there is a library of small public key firmware routines, one of which is downloaded to the device along with each request to perform a public key cryptographic primitive, such as an RSA sign operation. This public key firmware is part of the driver image (on disk), and is stored in DRAM at run-time so that it can be downloaded to the device when required.

**Threat:** An attacker can potentially modify the public key firmware to behave maliciously. For this to be useful, they must overwrite the firmware image on disk (so that it gets read into DRAM at initialization time on future reboots) or in DRAM (so that it gets downloaded with future PKE requests).

**Mitigation:** The public key firmware image on disk should be protected using normal file protection mechanisms so that it is writable only by trusted users, for example, a privileged user or an administrator. The public key firmware image in DRAM is accessible only to the process/context in which it is executing, and sending the image to the Intel® QuickAssist Accelerator requires permission to use the API and write to the corresponding hardware ring. See the mitigation for the DMA threat to limit access to such rings.



### 7.2.3.3 Failure of the Entropy Source for the Random Number Generator

**Threat:** The PCH has a non-deterministic random bit generator (NRBG, aka True Random Number Generator or TRNG) implemented in silicon that can be used as an entropy source for a deterministic random bit generator (DRBG, aka Pseudo Random Number Generator or PRNG). A failure of the entropy source can lead to poor quality random numbers, which can compromise the security of the system.

**Mitigation:** The NRBG has a built-in self test that detects repeated sequences of bits. A failure of the entropy source is indicated to the application/user via calls to the API. It is the responsibility of the application to decide whether and when to fail the module as a result of a failed entropy source.

### 7.2.3.4 Interference Among Users of the Random Number Service

**Threat:** The original API for random number generation (in `cpa_cy_rand.h` file, as delivered as part of an earlier generation of the Intel® QuickAssist Accelerator) had a single instance of the DRBG that was shared by all users. An attacker with appropriate permissions to access the DRBG service in one process/address space could re-seed the DRBG and thereby modify the subsequent outputs of the DRBG in other processes or contexts.

**Mitigation:** The API has been updated for the current generation. The updated API (`cpa_cy_drbg.h`) supports a FIPS-compliant DRBG API with multiple instances. Re-seeding one such instance does not interfere with the output of another instance. The original API has been deprecated. Applications should use the new API.

## 7.2.4 Data Compression Service Threats

Threats against the Data Compression service include:

- [Read/Write of Save/Restore Context](#) on page 98
- [Stateful Behavior](#) on page 98
- [Incomplete or Malformed Huffman Tree](#) on page 99
- [Contrived Packet Stream](#) on page 99

### 7.2.4.1 Read/Write of Save/Restore Context

**Threat:** The save/restore context is stored in DRAM. An attacker may attempt to read this memory to determine information about the packet stream. An attacker may also overwrite this context, affecting the result of the compression/decompression.

**Mitigation:** DRAM is considered to be inside the cryptographic boundary (as defined by FIPS 140-2). The normal memory protection schemes provided by the Intel® architecture processor and memory controller, and by the operating system, prevent unauthorized access to these memory regions.

### 7.2.4.2 Stateful Behavior

**Threat:** The combination of stateful behavior and requests to compress/decompress small regions of memory can lead to reduced significant overhead, and could potentially be exploited as part of a denial of service attack. This is because stateful contexts requires that the service restore and save the session state for each request. The session state includes history data and can be significantly larger than the packet, especially for small packets.



**Mitigation:** To minimize this overhead, the application can use stateless sessions.

#### 7.2.4.3 Incomplete or Malformed Huffman Tree

**Threat:** An attacker who can run malicious code on the platform (see [Malicious Application Code](#) on page 96) can deny service (reduce performance) by sending in a rogue request with an incomplete or malformed Huffman tree. A transmission error may also lead to this situation occurring.

**Mitigation:** See the mitigation proposed in [Malicious Application Code](#) on page 96. Furthermore, the slice detects such incomplete or malformed Huffman trees and returns an error.

#### 7.2.4.4 Contrived Packet Stream

**Threat:** Similar to the general attack mechanism described in [Contrived Packet Stream](#) on page 96, there are some aspects that are specific to the data compression service:

- An attacker can craft a compressed packet stream with a very large compression ratio (for example, 1000:1). Generating an output buffer that is significantly larger than the input buffer may reduce availability of the service to legitimate clients.
- An attacker can craft a packet stream with a large number of zero-length deflate blocks. This causes the slice to consume input, but produce no output.

**Mitigation:** The output is limited to the size of output buffer. Buffer exhaustion detection is built into the hardware. Therefore, the application developer should allocate output buffers based on the largest compression ratio that they wish to deal with, as required by the application or protocol, and then handle errors reported by the API.



## 8.0 Supported APIs

---

The supported APIs are described in two categories:

- [Intel® QuickAssist Technology APIs](#) on page 100
- [Additional APIs](#) on page 107

### 8.1 Intel® QuickAssist Technology APIs

The platforms described in this manual supports the following Intel® QuickAssist Technology API libraries:


- Cryptographic - API definitions are located in: `$ICP_ROOT/quickassist/include/lac`, where `$ICP_ROOT` is the directory where the Acceleration software is unpacked. See the *Intel® QuickAssist Technology Cryptographic API Reference Manual* for details.
- Data Compression - API definitions are located in: `$ICP_ROOT/quickassist/include/dc`. See the *Intel® QuickAssist Technology Data Compression API Reference Manual* for details.

Base API definitions that are common to the API libraries are located in: `$ICP_ROOT/quickassist/include`. See also the *Intel® QuickAssist Technology API Programmer's Guide* for guidelines and examples that demonstrate how to use the APIs.

#### 8.1.1 Intel® QuickAssist Technology API Limitations

The following limitations apply when using the Intel® QuickAssist Technology APIs on the platforms described in this manual:


- For all services, the maximum size of a single *perform* request is 4 GB.
- For all services, data structures that contain data required by the Intel® QuickAssist Accelerator should be on a 64 Byte-aligned address to maximize performance. This alignment helps minimize latency when transferring data from DRAM to an accelerator integrated in the PCH device.
- For the key generation cryptographic API, the following limitations apply:
  - Secure Sockets Layer (SSL) key generation opdata:
    - Maximum secret length is 512 bytes
    - Maximum userLabel length is 136 bytes
    - Maximum generatedKeyLenInBytes is 248
  - Transport Layer Security (TLS) key generation opdata:
    - Secret length must be <128 bytes for TLS v1.0/1.1; <512 bytes for TLS v1.2
    - userLabel length must be <16 bytes
    - Maximum seed size is 64 bytes
    - Maximum generatedKeyLenInBytes is 248 bytes




- Mask Generation Function (MGF) opdata:
  - Maximum seed length is 255 bytes
  - Maximum maskLenInBytes is 65528
- For the cryptographic service, SNOW 3G and KASUMI operations are not supported when *CpaCySymPacketType* is set to CPA\_CY\_SYM\_PACKET\_TYPE\_PARTIAL. The error returned in this case is CPA\_STATUS\_INVALID\_PARAM.
- For the cryptographic service, when using the Deterministic Random Bit Generator (DRBG), only one in-flight request per each instantiated DRBG (that is, per each DRBG session) is allowed. If the user calls the *cpaCyDrbgGen* or *cpaCyDrbgReseed* function with the session handle of a session for which a previous request is still being processed, CPA\_STATUS\_RETRY is returned.
- For the cryptographic service, when using DRBG with a derivation function, the maximum security strength with which the DRBG can be instantiated is CPA\_CY\_RBG\_SEC\_STRENGTH\_128. In such a case, if the user tries to instantiate DRBG with a higher security strength, the CPA\_STATUS\_INVALID\_PARAM is returned.
- For the cryptographic service, when using DRBG, the requirement for the use of the derivation function (DF) is not expected to change once DRBG is instantiated.
- For the cryptographic service, when using the asymmetric crypto APIs, the buffer size passed to the API should be rounded to the next power of 2, or the next 3-times a power of 2, for optimum performance.
- For the data compression service, only one outstanding compression request per stateful session is allowed.
- For the data compression service, the size of all stateful decompression requests have to be a multiple of two with the exception of the last request.
- For the data compression service, the *CpaDcFileType* field in the *CpaDcSessionSetupData* data structure is ignored (previously this was considered for semi-dynamic compression/decompression).
- For static compression, the maximum expansion during compression is ceiling  $(9 * \text{Total\_Input\_Byte} / 8) + 7$  bytes. If CPA\_DC\_ASB\_UNCOMP\_STATIC\_DYNAMIC\_WITH\_STORED\_HDRS or CPA\_DC\_ASB\_UNCOMP\_STATIC\_DYNAMIC\_WITH\_NO\_HDRS is selected, the maximum expansion during compression is the input buffer size plus up to ceiling  $(\text{Total\_Input\_Byte} / 65535) * 5$  bytes, depending on whether the stored headers are selected. Note, however, due to the need for a skid pad and the way the checksum is calculated in the stored block case to prevent compression overflow, an output buffer size of ceiling  $(9 * \text{Total\_Input\_Byte} / 8) + 55$  bytes needs to be supplied (even though the stored block output size might be less).
- For the data compression service, if an overflow occurs during stateful compression, the entire compression request must be resubmitted with a larger output buffer. In this case, the consumed value returned in the *cpaDcRqResults* structure will be zero.
- The decompression service can report various error conditions most of which arise from processing dynamic Huffman code trees that are ill-formed. These soft error conditions are reported at the the Intel® QuickAssist Technology API using the *CpaDcReqStatus* enumeration. At the point of soft error, the hardware state will not be accurate to allow recovery. Therefore, in this case, the Intel® QuickAssist

Technology software rolls back to the previous known good state and reports that no input has been processed and no output produced. This allows an application to correct the source of the error and resubmit the request.

For example, if the following source and destination buffers were submitted to the Intel® QuickAssist Technology:




The result would be:



### 8.1.1.1 Dynamic Compression for Data Compression Service

Dynamic compression involves feeding the data produced by the compression hardware block to the translator hardware block. The following figure shows the dynamic compression data path.

**Figure 22. Dynamic Compression Data Path**



When the compression service returns an exception (e.g., overflow error) to the user, it is recommended to examine the bytes consumed and returned in the `CpaDcRqResults` structure to verify if all the data in the source data buffer has been processed.

When the application selects the Huffman type to `CPA_DC_HT_FULL_DYNAMIC` in the session and auto select best feature is set to `CPA_DC_ASB_DISABLED`, the compression service may not always produce a deflate stream with dynamic Huffman trees. For example, in the case of an overflow during dynamic compression, static data will be returned in the destination buffer.

### 8.1.1.2 Maximal Expansion with Auto Select Best Feature for Data Compression Service

Some input data may lead to a lower than expected compression ratio. This is because the input data may not be very compressible. To achieve a maximum compression ratio, the acceleration unit provides an auto select best (ASB) feature. In this mode, the Intel® QuickAssist Technology hardware will first execute static compression



followed by dynamic compression and then select the output which yields the best compression ratio. To use the ASB feature, configure the `autoSelectBestHuffmanTree` enum during the session creation.

Regardless of the ASB setting selected, dynamic compression will only be attempted if the session is configured for dynamic compression.

There are four possible settings available for the `autoSelectBestHuffmanTree` when creating a session. Based on the ASB settings described below, the produced data returned in the `CpaDcRqResults` structure will vary:

- `CPA_DC_ASB_DISABLED` - ASB mode is disabled.
- `CPA_DC_ASB_STATIC_DYNAMIC`

Both dynamic and static compression operations are performed. The size of produced data returned in the `CpaDcRqResults` structure will be the minimal value of the two operations.

```
Produced data in bytes = Min (Static, Dynamic)
```

- `CPA_DC_ASB_UNCOMP_STATIC_DYNAMIC_WITH_STORED_HDRS`

Both a dynamic and a static compression operation are performed. However, if the produced data both for the dynamic and static operations return a greater value than the uncompressed source data and source block headers, the source data will be used as a stored block. With this ASB setting, a 5-byte stored block header is prepended to the stored block.

The worst-case produced data can be estimated to:

```
Produced data in bytes = Total input bytes + ceil (Total input bytes / 65535) * 5
```

e.g., for an input source size of 111261 bytes, the worst-case produced data will be:

```
Produced data = 111261 + ceil (111261 / 65535) * 5
               = 111261 + ceil (1.698) * 5
               = 111261 + 2 * 5
Produced data = 111271 bytes
```

- `CPA_DC_ASB_UNCOMP_STATIC_DYNAMIC_WITH_NO_HDRS`

With this ASB setting, both a dynamic and a static compression operation are performed. However, if the produced data both for the dynamic and static operation return a greater value than the uncompressed source data, the uncompressed source data will be sent to the destination buffer though DMA transfer. This is the same behavior as with the ASB setting `CPA_DC_ASB_UNCOMP_STATIC_DYNAMIC_WITH_STORED_HDRS` except the stored block deflate headers are not prepended to the stored block. The produced data can be estimated via the following:

```
Produced data in bytes = Min(Static, Dynamic, Uncompressed)
```



### 8.1.1.3 Maximal Expansion and Destination Buffer Size

For static compression operations, the worst-case possible expansion can be expressed as:

```
Max Static Produced data in bytes = ceil(9 * Total input bytes / 8) + 7
```

The memory requirement for the destination buffer is expressed by the following formula:

```
Destination buffer size in bytes = ceil(9 * Total input bytes / 8) + 55 bytes
```

The destination buffer size must take into account the worst-case possible maximal expansion + 55 bytes; e.g., for an input source size of 111261 bytes, the worst-case produced data will be:

```
Static Produced data = ceil(9 * 111261 / 8) + 7
                     = ceil (125168.625) + 7
                     = 125169 + 7
Worst case Static Produced data = 125176 bytes
Memory required for destination buffer = ceil(9 * 111261 / 8) + 55
                                     = ceil (125168.625) + 55
                                     = 125169 + 7
                                     = 125169 + 55
                                     = 125224 bytes to be allocated
```

Note:

**Whatever settings are used with the auto select best feature, the memory must be allocated for the worst case.** For dynamic compression with CPA\_DC\_ASB\_DISABLED, if the static intermediate data fits in the destination buffer but the dynamic does not, the Intel® QuickAssist Technology driver will return an OVERFLOW exception but all input will be consumed and intermediate data will be sent to a destination buffer through DMA transfer.

### 8.1.2 Data Plane APIs Overview


The *Intel® QuickAssist Technology Cryptographic API Reference Manual* and the *Intel® QuickAssist Technology Data Compression API Reference Manual* mentioned previously contain information on the APIs that are specific to data plane applications.

These APIs are intended for use in user space applications that take advantage of the functionality provided of the Intel® Data Plane Development Kit (Intel® DPDK). The APIs are recommended for applications that are executing in a data plane environment where the cost of offload (that is, the cycles consumed by the driver sending requests to the hardware) needs to be minimized. To minimize the cost of offload, several constraints have been placed on the APIs. If these constraints are too restrictive for your application, the traditional APIs can be used instead (at a cost of additional IA cycles).

The definition of the Cryptographic Data Plane APIs are contained in:

```
$ICP_ROOT/quickassist/include/lac/cpa_cy_sym_dp.h
```





The definition of the Data Compression Data Plane APIs are contained in:

```
$ICP_ROOT/quickassist/include/dc/cpa_dc_dp.h
```


#### 8.1.2.1 IA Cycle Count Reduction When Using Data Plane APIs

From an IA cycle count perspective, the Data Plane APIs are more performant than the traditional APIs (that is, for example, the symmetric cryptographic APIs defined in `$ICP_ROOT/quickassist/include/lac/cpa_cy_sym.h`). The majority of the cycle count reduction is realized by the reduction of supported functionality in the Data Plane APIs and the application of constraints on the calling application (see [Usage Constraints on the Data Plane APIs](#) on page 106).

In addition, to further improve performance, the Data Plane APIs attempt to amortize the cost of a Memory Mapped IO (MMIO) access when sending requests to, and receiving responses from, the hardware.

A typical usage is to call the `cpaCySymDpEnqueueOp()` or the `cpaDcDpEnqueueOp()` function multiple times with requests to process and the `performOpNow` flag set to `CPA_FALSE`. Once multiple requests have been enqueued, the `cpaCySymDpEnqueueOp()` or `cpaDcDpEnqueueOp()` function may be called with the `performOpNow` flag set to `CPA_TRUE`. This sends the requests to the Intel® QuickAssist Accelerator for processing. This sequence is shown in the following figure.

**Figure 23. Amortizing the Cost of an MMIO Across Multiple Requests**




The Intel® QuickAssist Technology API returns a CPA\_STATUS\_RETRY when the ring becomes full.

The number of requests to place on the ring is application dependent and it is recommended that performance testing be conducted with tuneable parameter values.

Two functions, `cpaCySymDpPerformOpNow()` and `cpaDCDpPerformOpNow()` are also provided that allow queued requests to be sent to the hardware without the need for queuing an additional request. This is typically used in the scenario where a request has not been received for some time and the application would like the enqueued requests to be sent to the hardware for processing.

### 8.1.2.2 Usage Constraints on the Data Plane APIs

The following constraints apply to the use of the Data Plane APIs. If the application can handle these constraints, the Data Plane APIs can be used:



- Thread safety is not supported. Each software thread should have access to its own unique instance (`CpaInstanceHandle`) to avoid contention on the hardware rings.
- For performance, polling is supported, as opposed to interrupts (which are comparatively more expensive). Polling functions (see [Polling Functions](#) on page 114) are provided to read responses from the hardware response queue and dispatch callback functions.
- Buffers and buffer lists are passed using physical addresses to avoid virtual-to-physical address translation costs.
- Alignment restrictions are placed on the operation data (that is, the `CpaCySymDpOpData` structure) passed to the Data Plane API. The operation data must be at least 8-byte aligned, contiguous, resident, DMA-accessible memory.
- Only asynchronous invocation is supported, that is, synchronous invocation is *not* supported.
- There is no support for cryptographic partial packets. If support for partial packets is required, the traditional Intel® QuickAssist Technology APIs should be used.
- Since thread safety is *not* supported, statistic counters on the Data Plane APIs are not atomic.
- The *default* instance (`CPA_INSTANCE_HANDLE_SINGLE`) is not supported by the Data Plane APIs. The specific handle should be obtained using the instance discovery functions (`cpaCyGetNumInstances()`, `cpaCyGetInstances()`, and `cpaDcGetNumInstances()`, `cpaDcGetInstances()`).
- The submitted requests are always placed on the high-priority ring.

### 8.1.2.3 Cryptographic and Data Compression API Descriptions

Full descriptions of the Intel® QuickAssist Technology APIs are contained in the *Intel® QuickAssist Technology Cryptographic API Reference Manual* and the *Intel® QuickAssist Technology Data Compression API Reference Manual*. In addition to the Intel® QuickAssist Technology Data Plane APIs, there are a number of Data Plane Polling APIs that are described in [Polling Functions](#) on page 114.

## 8.2 Additional APIs

There are a number of additional APIs that can serve for optimization and other uses outside of the Intel® QuickAssist Technology services.

These APIs are grouped into the following categories:

- [Dynamic Instance Allocation Functions](#) on page 108
- [IOMMU Remapping Functions](#) on page 112
- [Polling Functions](#) on page 114
- [Random Number Generation Functions](#)
- [User Space Access Configuration Functions](#) on page 125
- [Version Information Function](#) on page 129



### 8.2.1 Dynamic Instance Allocation Functions

These functions are intended for the dynamic allocation of instances in user space. The user can use these functions to allocate/free instances defined in the [DYN] section of the configuration file.

These functions are useful if the user needs to dynamically allocate/free cryptographic (cy) or data compression (dc) instances at runtime. This is in contrast to statically specifying the number of cy or dc instances at configuration time, where the number of instances cannot be changed unless the user modifies the `.conf` file and reruns `./adf_ctrl d` and `./adf_ctrl u`.

The advantage of using these functions is that the number of cy/dc instances can be changed on-demand at runtime. The disadvantage is that runtime performance is impacted if the number of cy/dc instances is changed frequently.

If the user space application knows the number of instances to be used before starting, then the user can define *Number<Service>Instances* in the [User Process] section of the `*.conf` file.

If the user space application can only know the number of instances at runtime, or wants to change the number at runtime, then the user can call the Dynamic Instance Allocation functions to allocate/free instances dynamically. The *Number<Service>Instances* in the [DYN] section of the `.conf` file(s) defines the maximum number of instances that can be allocated by user processes.


This can be useful when sharing instances among multiple applications at runtime. The maximum number of instances in a system is known in advance and it is possible to distribute them statically between applications using the configuration files. Once the driver is started, however, this cannot be changed. If, for example, there are 32 cy instances and we need to provision 16 processes, we can statically assign two cy instances per process. This can be a problem when a process needs more instances at any given time. With dynamic instance allocation, we can create a pool of instances that can be "shared" between the processes.

Continuing the example above with 32 cy instances and 16 processes, we can assign statically one cy instance to each process and create a pool of 16 [DYN] instances from the remainder. If at runtime one process needs more acceleration power, it can allocate some more instances from the pool, say, for example, eight, use them as appropriate and free them back to the pool when the work has been completed. Thereafter, other processes can use these instances as needed.

All dynamic instance allocation function definitions are located in: `$ICP_ROOT/quickassist/lookaside/access_layer/include/icp_sal_user.h`

The dynamic instance allocation functions include:

- [icp\\_sal\\_userCyGetAvailableNumDynInstances](#) on page 109
- [icp\\_sal\\_userDcGetAvailableNumDynInstances](#) on page 109
- [icp\\_sal\\_userCyInstancesAlloc](#) on page 110
- [icp\\_sal\\_userDcInstancesAlloc](#) on page 110
- [icp\\_sal\\_userCyFreeInstances](#) on page 111
- [icp\\_sal\\_userDcFreeInstances](#) on page 111



### 8.2.1.1 icp\_sal\_userCyGetAvailableNumDynInstances

Get the number of cryptographic instances that can be dynamically allocated using the `icp_sal_userCyInstancesAlloc` function.

#### Syntax

```
CpaStatus icp_sal_userCyGetAvailableNumDynInstances ( Cpa32U *pNumCyInstances);
```

#### Parameters

**\*pNumCyInstances** A pointer to the number of cryptographic instances available for dynamic allocation.

#### Return Value

The `icp_sal_userCyInstancesAlloc` function returns one of the following codes:

Code	Meaning
<code>CPA_STATUS_SUCCESS</code>	Successfully retrieved the number of cryptographic instances available for dynamic allocation.
<code>CPA_STATUS_FAIL</code>	Indicates a failure.

### 8.2.1.2 icp\_sal\_userDcGetAvailableNumDynInstances

Get the number of data compression instances that can be dynamically allocated using the `icp_sal_userDcInstancesAlloc` function.

#### Syntax

```
CpaStatus icp_sal_userDcGetAvailableNumDynInstances ( Cpa32U *pNumDcInstances);
```

#### Parameters

**\*pNumDcInstances** A pointer to the number of data compression instances available for dynamic allocation.

#### Return Value

The `icp_sal_userDcGetAvailableNumDynInstances` function returns one of the following codes:

Code	Meaning
<code>CPA_STATUS_SUCCESS</code>	Successfully retrieved the number of cryptographic instances available for dynamic allocation.
<code>CPA_STATUS_FAIL</code>	Indicates a failure.



### 8.2.1.3 icp\_sal\_userCyInstancesAlloc

Allocate the specified number of cryptographic (cy) instances from the amount specified in the [DYN] section of the configuration file. The *numCyInstances* parameter specifies the number of cy instances to allocate and must be less than or equal to the value of the *NumberCyInstances* parameter in the [DYN] section of the configuration file.

#### Syntax

```
CpaStatus icp_sal_userCyInstancesAlloc ( Cpa32U numCyInstances, CpaInstanceHandle  
*pCyInstances);
```

#### Parameters

<i>numCyInstances</i>	The number of cy instances to allocate.
<i>*pCyInstances</i>	A pointer to the cy instances.

#### Return Value

The `icp_sal_userCyInstancesAlloc` function returns one of the following codes:

Code	Meaning
<code>CPA_STATUS_SUCCESS</code>	Successfully allocated the sepecified number of cy instances.
<code>CPA_STATUS_FAIL</code>	Indicates a failure.

### 8.2.1.4 icp\_sal\_userDcInstancesAlloc

Allocate the specified number of data compression (dc) instances from the amount specified in the [DYN] section of the configuration file. The *numDcInstances* parameter specifies the number of dc instances to allocate and must be less than or equal to the value of the *NumberDcInstances* parameter in the [DYN] section of the configuration file.

#### Syntax

```
CpaStatus icp_sal_userDcInstancesAlloc ( Cpa32U numDcInstances, CpaInstanceHandle  
*pDcInstances);
```


#### Parameters

<i>numDcInstances</i>	The number of dc instances to allocate.
<i>*pDcInstances</i>	A pointer to the dc instances.

#### Return Value

The `icp_sal_userDcInstancesAlloc` function returns one of the following codes:

Code	Meaning
<code>CPA_STATUS_SUCCESS</code>	Successfully allocated the specified number of dc instances.
<code>CPA_STATUS_FAIL</code>	Indicates a failure.



### 8.2.1.5 icp\_sal\_userCyFreeInstances

Free the specified number of cryptographic (cy) instances from the amount specified in the [DYN] section of the configuration file. The *numCyInstances* parameter specifies the number of cy instances to free.

#### Syntax

```
CpaStatus icp_sal_userCyFreeInstances ( Cpa32U numCyInstances, CpaInstanceHandle
*pCyInstances);
```

#### Parameters

<i>numCyInstances</i>	The number of cy instances to free.
<i>*pCyInstances</i>	A pointer to the cy instances to free.

#### Return Value

The *icp\_sal\_userCyFreeInstances* function returns one of the following codes:

Code	Meaning
<i>CPA_STATUS_SUCCESS</i>	Successfully freed the specified number of cy instances.
<i>CPA_STATUS_FAIL</i>	Indicates a failure.

### 8.2.1.6 icp\_sal\_userDcFreeInstances

Free the specified number of data compression (dc) instances from the amount specified in the [DYN] section of the configuration file. The *numDcInstances* parameter specifies the number of dc instances to free.

#### Syntax

```
CpaStatus icp_sal_userDcFreeInstances ( Cpa32U numDcInstances, CpaInstanceHandle
*pDcInstances);
```

#### Parameters

<i>numDcInstances</i>	The number of dc instances to free.
<i>*pDcInstances</i>	A pointer to the dc instances to free.

#### Return Value

The *icp\_sal\_userDcInstancesAlloc* function returns one of the following codes:

Code	Meaning
<i>CPA_STATUS_SUCCESS</i>	Successfully freed the specified number of dc instances.
<i>CPA_STATUS_FAIL</i>	Indicates a failure.



## 8.2.2 IOMMU Remapping Functions

These functions are intended for IOMMU remapping operations.

All IOMMU remapping function definitions are located in: `$ICP_ROOT/quickassist/lookaside/access_layer/include/icp_sal_iommu.h`

The IOMMU remapping functions include:

- [icp\\_sal\\_iommu\\_get\\_remap\\_size](#) on page 112
- [icp\\_sal\\_iommu\\_map](#) on page 112
- [icp\\_sal\\_iommu\\_unmap](#) on page 113

### 8.2.2.1 icp\_sal\_iommu\_get\_remap\_size

Returns the *page\_size* rounded for IOMMU remapping.

#### Syntax

```
size_t icp_sal_iommu_get_remap_size ( size_t size);
```

#### Parameters

*size\_t*                      The minimum required page size.

#### Return Value

The `icp_sal_iommu_get_remap_size` function returns the *page\_size* rounded for IOMMU remapping.

### 8.2.2.2 icp\_sal\_iommu\_map

Adds an entry to the IOMMU remapping table.

#### Syntax

```
CpaStatus icp_sal_iommu_map ( Cpa64U phaddr, Cpa64U iova, size_t size);
```

#### Parameters

*phaddr*                      Host physical address.  
*iova*                          Guest physical address.  
*size*                          Size of the remapped region.

#### Return Value

The `icp_sal_iommu_map` function returns one of the following codes:

Code	Meaning
<code>CPA_STATUS_SUCCESS</code>	Successful operation.
<code>CPA_STATUS_FAIL</code>	Indicates a failure.





### 8.2.2.3 icp\_sal\_iommu\_unmap

Removes an entry from the IOMMU remapping table.

#### Syntax

```
CpaStatus icp_sal_iommu_unmap ( Cpa64U iova, size_t size);
```

#### Parameters

*iova* Guest physical address to be removed.

*size* Size of the remapped region.

#### Return Value

The `icp_sal_iommu_unmap` function returns one of the following codes:

Code	Meaning
<code>CPA_STATUS_SUCCESS</code>	Successful operation.
<code>CPA_STATUS_FAIL</code>	Indicates a failure.

### 8.2.2.4 IOMMU Remapping Function Usage

These functions are required when the user wants to access an acceleration service from the Physical Function (PF) when SR-IOV is enabled in the driver. In this case, all I/O transactions from the device go through DMA remapping hardware. This hardware checks 1) if the transaction is legitimate and 2) what physical address the given I/O address needs to be translated to. If the I/O address is not in the transaction table, it fails with a DMA Read error shown as follows:

```
DRHD: handling fault status reg 3
DMAR:[DMA Read] Request device [02:01.2] fault addr <ADDR>
DMAR:[fault reason 06] PTE Read access is not set
```

To make this work, the user must add a 1:1 mapping as follows:

1. Get the size required for a buffer:

```
int size = icp_sal_iommu_get_remap_size(size_of_data);
```

2. Allocate a buffer:

```
char *buff = malloc(size);
```

3. Get a physical pointer to the buffer:

```
buff_phys_addr = virt_to_phys(buff);
```

4. Add a 1:1 mapping to the IOMMU tables:

```
icp_sal_iommu_map(buff_phys_addr, buff_phys_addr, size);
```

5. Use the buffer to send data to the accelerator.



6. Before freeing the buffer, remove the IOMMU table entry:

```
icp_sal_iommu_unmap(buff_phys_addr, size);
```

7. Free the buffer:

```
free(buff);
```

The IOMMU remapping functions can be used in all contexts that the Intel® QuickAssist Technology APIs can be used, that is, kernel and user space in a Physical Function (PF) Dom0, as well as kernel and user space in a Virtual Machine (VM). In the case of VM, the APIs will do nothing. In the PF Dom0 case, the APIs will update the hardware IOMMU tables.

### 8.2.3 Polling Functions

These functions are intended for retrieving response messages that are on the rings and dispatching the associated callbacks.

All polling function definitions are located in: `$ICP_ROOT/quickassist/lookaside/access_layer/include/icp_sal_poll.h`

The polling functions include:

- [icp\\_sal\\_pollBank](#)
- [icp\\_sal\\_pollAllBanks](#)
- [icp\\_sal\\_CyPollInstance](#)
- [icp\\_sal\\_DcPollInstance](#)
- [icp\\_sal\\_CyPollDpInstance](#)
- [icp\\_sal\\_DcPollDpInstance](#)

#### 8.2.3.1 icp\_sal\_pollBank


Poll all rings on the given accelerator on a given bank number to determine if any of the rings contain response messages from the Intel® QuickAssist Accelerator. The *response\_quota* input parameter is per ring.

##### Syntax

```
CpaStatus icp_sal_pollBank ( Cpa32U accelId, Cpa32U bank_number, Cpa32U  
response_quota);
```

##### Parameters

<i>accelId</i>	The device number associated with the acceleration device. The valid range is 0 to the number of dh89xxcc devices in the system.
<i>bank_number</i>	The number of the memory bank on the dh89xxcc device that will be polled for response messages. The valid range is 0 to 7.
<i>response_quota</i>	The maximum number of responses to take from the ring in one call.



### Return Value

The `icp_sal_pollBank` function returns one of the following codes:

Code	Meaning
<code>CPA_STATUS_SUCCESS</code>	Successfully polled a ring with data.
<code>CPA_STATUS_RETRY</code>	There is no data on any ring on any bank or the banks are already being polled.
<code>CPA_STATUS_FAIL</code>	Indicates a failure.

### 8.2.3.2 `icp_sal_pollAllBanks`

Poll all banks on the given acceleration device to determine if any of the rings contain response messages from the Intel® QuickAssist Accelerator. The `response_quota` input parameter is per ring.

#### Syntax

```
CpaStatus icp_sal_pollAllBanks ( Cpa32U accelId, Cpa32U response_quota);
```

#### Parameters

<code>accelId</code>	The device number associated with the acceleration device. The valid range is 0 to the number of <code>dh89xxcc</code> devices in the system.
<code>response_quota</code>	The maximum number of responses to take from the ring in one call.

### Return Value

The `icp_sal_pollAllBanks` function returns one of the following codes:

Code	Meaning
<code>CPA_STATUS_SUCCESS</code>	Successfully polled a ring with data.
<code>CPA_STATUS_RETRY</code>	There is no data on any ring on any bank or the banks are already being polled.
<code>CPA_STATUS_FAIL</code>	Indicates a failure.

### 8.2.3.3 `icp_sal_CyPollInstance`

Poll the cryptographic (Cy) logical instance associated with the `instanceHandle` to retrieve requests that are on response rings associated with that instance and dispatch the associated callbacks. The `response_quota` input parameter is the maximum number of responses to process in one call.

**Note:** The `icp_sal_CyPollInstance()` function is used in conjunction with the `CyXIsPolled` parameter in the acceleration configuration file. Refer to [Cryptographic Logical Instance Parameters](#) on page 149.



### Syntax

```
CpaStatus icp_sal_CyPollInstance ( CpaInstanceHandle instanceHandle, Cpa32U  
response_quota);
```

### Parameters

*instanceHandle* The logical instance to poll for responses on the response ring.

*response\_quota* The maximum number of responses to take from the ring in one call. When set to 0, all responses are retrieved.

### Return Value

The `cp_sal_CyPollInstance` function returns one of the following codes:

Code	Meaning
<code>CPA_STATUS_SUCCESS</code>	The function was successful.
<code>CPA_STATUS_RETRY</code>	There are no responses on the rings associated with the specified logical instance. <i>Note:</i> A ring is only polled if it contains data.
<code>CPA_STATUS_FAIL</code>	Indicates a failure.

#### 8.2.3.4 icp\_sal\_DcPollInstance

Poll the data compression (Dc) logical instance associated with the *instanceHandle* to retrieve requests that are on response rings associated with that instance, and dispatch the associated callbacks. The *response\_quota* input parameter is the maximum number of responses to process in one call.

*Note:* The `icp_sal_DcPollInstance()` function is used in conjunction with the `DcXIsPolled` parameter in the acceleration configuration file. Refer to [Data Compression Logical Instance Parameters](#) on page 150.

### Syntax

```
CpaStatus icp_sal_DcPollInstance ( CpaInstanceHandle instanceHandle, Cpa32U  
response_quota);
```

### Parameters


*instanceHandle* The logical instance to poll for responses on the response ring.

*response\_quota* The maximum number of responses to take from the ring in one call. When set to 0, all responses are retrieved.

### Return Value

The `icp_sal_DcPollInstance` function returns one of the following codes:

Code	Meaning
<code>CPA_STATUS_SUCCESS</code>	The function was successful.



Code	Meaning
<code>CPA_STATUS_RETRY</code>	There are no responses on the rings associated with the specified logical instance. <i>Note:</i> A ring is only polled if it contains data.
<code>CPA_STATUS_FAIL</code>	Indicates a failure.

### 8.2.3.5 `icp_sal_CyPollDpInstance`

Poll a particular cryptographic (Cy) data path logical instance associated with the *instanceHandle* to retrieve requests that are on the high-priority symmetric ring associated with that instance and dispatch the associated callbacks. The *response\_quota* input parameter is the maximum number of responses to process in one call.

#### Syntax

*Note:* This function is a Data Plane API function and consequently the restrictions in [Usage Constraints on the Data Plane APIs](#) on page 106 apply.

```
CpaStatus icp_sal_CyPollDpInstance ( CpaInstanceHandle instanceHandle, Cpa32U
response_quota );
```

#### Parameters

<i>instanceHandle</i>	The logical instance to poll for responses on the response ring.
<i>response_quota</i>	The maximum number of responses to take from the ring in one call. When set to 0, all responses are retrieved.

#### Return Value

The `icp_sal_CyPollDpInstance()` function returns one of the following codes:

Code	Meaning
<code>CPA_STATUS_SUCCESS</code>	The function was successful.
<code>CPA_STATUS_RETRY</code>	There are no responses on the rings associated with the specified logical instance.
<code>CPA_STATUS_FAIL</code>	Indicates a failure.

### 8.2.3.6 `icp_sal_DcPollDpInstance`

Poll a particular Data Compression (Dc) data path logical instance associated with the *instanceHandle* to retrieve requests that are on the response ring associated with that instance. The *response\_quota* input parameter is the maximum number of responses to process in one call.

#### Syntax

*Note:* This function is a Data Plane API function and consequently the restrictions in [Usage Constraints on the Data Plane APIs](#) on page 106 apply.



```
CpaStatus icp_sal_DcPollDpInstance ( CpaInstanceHandle instanceHandle, Cpa32U  
response_quota);
```

### Parameters

*instanceHandle* The logical instance to poll for responses on the response ring.

*response\_quota* The maximum number of responses to take from the ring in one call. When set to 0, all responses are retrieved.

### Return Value

The `icp_sal_DcPollDpInstance` function returns one of the following codes:

Code	Meaning
<code>CPA_STATUS_SUCCESS</code>	The function was successful.
<code>CPA_STATUS_RETRY</code>	There are no responses on the rings associated with the specified logical instance.
<code>CPA_STATUS_FAIL</code>	Indicates a failure.

## 8.2.4 Random Number Generation Functions

These functions allow the configuration of the Intel® QuickAssist Technology random number generation APIs.

### Non Deterministic Random Bit Generator (NRBG) Support

Also known as True Random Number Generator (TRNG), NRBG is only available on half of the crypto instances. Only two of the four Intel® Communications Chipset 8900 to 8920 Series device crypto accelerators offer TRNG hardware support. However, the user can employ the same entropy source with multiple DRBG instances.

In an Intel® Communications Chipset 8900 to 8920 Series device, the following accelerators are available:

- four Cipher slices
- four Authentication slices
- two TRNG

The NRBG slice can be accessed via the Intel® QuickAssist Technology NRBG API.

### Deterministic Random Bit Generator (DRBG) Support

Implemented in software, DRBG processing takes some entropy as input and then performs Advanced Encryption Standard (AES) operations on the input using Intel® Communications Chipset 8900 to 8920 Series hardware.

The output is a deterministic random number. Once the user has the first random number from DRBG, the next number can be determined (assuming all AES parameters are known).



The DRBG in Intel® QuickAssist Technology is configured with an entropy source. One option is to use the Intel® QuickAssist Technology *NRBG* as the entropy source. This is what the performance sample code does but any other entropy source can also be configured (see the random number generation function list below).

All random number generation function definitions are located in the following header files:

- `$ICP_ROOT/quickassist/lookaside/access_layer/include/icp_sal_drbg_impl.h`
- `$ICP_ROOT/quickassist/lookaside/access_layer/include/icp_sal_drbg_ht.h`
- `$ICP_ROOT/quickassist/lookaside/access_layer/include/icp_sal_nrbg_ht.h`

The random number generation functions include:

- `icp_sal_drbgGetEntropyInputFuncRegister`
- `icp_sal_drbgGetNonceFuncRegister`
- `icp_sal_drbgHTGenerate`
- `icp_sal_drbgHTGetTestSessionSize`
- `icp_sal_drbgHTInstantiate`
- `icp_sal_drbgHTReseed`
- `icp_sal_drbgIsDFReqFuncRegister`
- `icp_sal_nrbgHealthTest`

The `icp_sal_drbgGetEntropyInputFuncRegister`, `icp_sal_drbgGetNonceFuncRegister` or `icp_sal_drbgIsDFReqFuncRegister` functions must be called before calling any other Deterministic Random Bit Generator (DRBG) function.

The other functions should be called to validate that the DRBG is working correctly.

#### 8.2.4.1 `icp_sal_drbgGetEntropyInputFuncRegister`

Allows the client to register a function that the implementation uses to retrieve inputs to the DRBG entropy source.

##### Syntax

```
IcpSalDrbgGetEntropyInputFunc icp_sal_drbgGetEntropyInputFuncRegister(
IcpSalDrbgGetEntropyInputFunc func);
```

##### Parameters

*func* The function that the implementation may call to retrieve the DRBG entropy source.

##### Return Value

The `icp_sal_drbgGetEntropyInputFuncRegister` function returns the function that was previously registered with the implementation or NULL if no function was previously registered.



### Sample Code

Refer to the sample application that demonstrates the random number generator capability provided by the software package in:

```
$ICP_ROOT/quickassist/lookaside/access_layer/src/sample_code/functional/sym/  
nrbg_sample/
```

#### 8.2.4.2 icp\_sal\_drbgGetInstance

Retrieves the instance handle that DRBG is using.

### Syntax

```
icp_sal_drbgGetInstance ( CpaCyDrbgSessionHandle sessionHandle, CpaInstanceHandle  
**pDrbgInstance);
```

### Parameters

*sessionHandle* [in]      The DRBG session handle structure that contains the session handle.

*\*\*pDrbgInstance* [out]    A pointer to the instance handle.

### Return Value

None

#### 8.2.4.3 icp\_sal\_drbgGetNonceFuncRegister

Allows the client to register a function that the implementation uses to retrieve the DRBG nonce.

### Syntax

```
IcpSalDrbgGetNonceFunc icp_sal_drbgGetNonceFuncRegister( IcpSalDrbgGetNonceFunc  
func);
```

### Parameters

*func*      The function that the implementation may call to retrieve the nonce.

### Return Value


The `icp_sal_drbgGetNonceFuncRegister` function returns the function that was previously registered with the implementation or NULL if no function was previously registered.

### Sample Code

Refer to the sample application that demonstrates the random number generator capability provided by the software package in:

```
$ICP_ROOT/quickassist/lookaside/access_layer/src/sample_code/functional/sym/  
nrbg_sample/
```





#### 8.2.4.4 icp\_sal\_drbgHTGenerate

Tests the health of the Generate function as described in NIST SP 800-90, section 11.3.3.

##### Syntax

```
CpaStatus icp_sal_drbgHTGenerate ( const CpaInstanceHandle instanceHandle,
IcpSalDrbgTestSessionHandle testSessionHandle);
```

##### Parameters

*instanceHandle* The handle of the instance for which DRBG is to be tested.

*testSessionHandle* The handle of the DRBG health test session. Physically contiguous memory for this session should be allocated by the client of the API.

##### Return Value

The `icp_sal_drbgHTGenerate` function returns one of the following codes:

##### Code

`CPA_STATUS_SUCCESS`

`CPA_STATUS_FAIL`

##### Meaning

Health tests passed.

Health tests failed.

#### 8.2.4.5 icp\_sal\_drbgHTGetTestSessionSize

Gets the size of the contiguous memory that needs to be allocated by the user for the DRBG health test session.

##### Syntax

```
CpaStatus icp_sal_drbgHTGetTestSessionSize ( CpaInstanceHandle instanceHandle,
Cpa32U *pTestSessionSize);
```

##### Parameters

*instanceHandle* The handle of the instance for which DRBG is to be tested.

*\*pTestSessionSize* A pointer to a variable to store size of the memory required for DRBG health test session.

##### Return Value

The `icp_sal_drbgHTGetTestSessionSize` function returns one of the following codes:

##### Code


`CPA_STATUS_SUCCESS`

`CPA_STATUS_FAIL`

##### Meaning

Successfully retrieved the health test session size.

Indicates a failure.



#### 8.2.4.6 icp\_sal\_drbgHTInstantiate

Tests the health of Instantiate functionality as described in NIST SP 800-90, section 11.3.2. This function tests Instantiate for all possible setup configurations.

##### Syntax

```
CpaStatus icp_sal_drbgHTInstantiate ( const CpaInstanceHandle instanceHandle,  
IcpSalDrbgTestSessionHandle testSessionHandle);
```

##### Parameters

*instanceHandle* The handle of the instance for which DRBG is to be tested.

*testSessionHandle* The handle of the DRBG health test session. Physically contiguous memory for this session should be allocated by the client of the API.

##### Return Value

The `icp_sal_drbgHTInstantiate` function returns one of the following codes:

##### Code

`CPA_STATUS_SUCCESS`

`CPA_STATUS_FAIL`

##### Meaning

Health tests passed.

Health tests failed.

#### 8.2.4.7 icp\_sal\_drbgHTReseed

Tests the health of the Reseed function as described in NIST SP 800-90, section 11.3.4.

##### Syntax

```
CpaStatus icp_sal_drbgHTReseed ( const CpaInstanceHandle instanceHandle,  
IcpSalDrbgTestSessionHandle testSessionHandle);
```

##### Parameters

*instanceHandle* The handle of the instance for which DRBG is to be tested.

*testSessionHandle* The handle of the DRBG health test session. Physically contiguous memory for this session should be allocated by the client of the API.

##### Return Value

The `icp_sal_drbgHTReseed` function returns one of the following codes:

##### Code


`CPA_STATUS_SUCCESS`

`CPA_STATUS_FAIL`

##### Meaning

Health tests passed.

Health tests failed.



#### 8.2.4.8 icp\_sal\_drbgIsDFReqFuncRegister

Allows the client to register a function that the implementation uses to check if a derivation function is required.

##### Syntax

```
IcpSalDrbgIsDFReqFunc icp_sal_drbgIsDFReqFuncRegister( IcpSalDrbgIsDFReqFunc func)
```

##### Parameters

*func* The function that the implementation may call to check if a derivation function is required.

##### Return Value

The `icp_sal_drbgIsDFReqFuncRegister` function returns the function that was previously registered with the implementation or NULL if no function was previously registered.

##### Sample Code

Refer to the sample application that demonstrates the random number generator capability provided by the software package in:

```
$ICP_ROOT/quickassist/lookaside/access_layer/src/sample_code/functional/sym/nrbg_sample/
```

#### 8.2.4.9 icp\_sal\_nrbgHealthTest

This function performs a check on the deterministic parts of the NRBG. It also provides the caller with the value of continuous random number generator test failures for  $n=64$  bits. Refer to FIPS 140-2, section 4.9.2 for details. A non-zero value for the counter does not necessarily indicate a failure. It is statistically possible that consecutive blocks of 64 bits will be identical, and the RNG will discard the identical block in such cases. This counter allows the calling application to monitor changes in this counter and to use this to decide whether to mark the NRBG as faulty, based on the local policy or statistical model.

##### Syntax

```
CpaStatus icp_sal_nrbgHealthTest ( const CpaInstanceHandle instanceHandle, Cpa32U *pContinuousRngTestFailures);
```

##### Parameters

<i>instanceHandle</i>	The handle of the instance.
<i>*pContinuousRngTestFailures</i>	The number of continuous random number generator test failures.

##### Return Value

The `icp_sal_nrbgHealthTest` function returns one of the following codes:

##### Code

`CPA_STATUS_SUCCESS`

##### Meaning

Health tests passed.



Code	Meaning
<code>CPA_STATUS_RETRY</code>	Resubmit the request.
<code>CPA_STATUS_INVALID_PARAM</code>	Invalid parameter passed in.
<code>CPA_STATUS_RESOURCE</code>	Error related to system resources.
<code>CPA_STATUS_FAIL</code>	Health tests failed.

### Sample Code

Refer to the sample application that demonstrates the random number generator capability provided by the software package in:

```
$ICP_ROOT/quickassist/lookaside/access_layer/src/sample_code/functional/sym/nrbg_sample/
```

## 8.2.4.10 DRBG Health Test and `cpaCyDrbgSessionInit` Implementation Detail

When using the acceleration driver for DRBG functionality, calls to `cpaCyDrbgSessionInit()` and the DRBG Health Test (DRBG HT) functions normally block while waiting for a response. Something (for example, another thread) is required to unblock the thread of execution.

When the application is using interrupts, this is not a problem. However, when the application is polling, this is a issue, especially for single-threaded applications, where there is no "polling thread".


Starting with software release 1.0.1, a build option has been added to the acceleration driver to allow the `cpaCyDrbgSessionInit()` and DRBG HT functions to poll for responses internally, rather than depending on an external polling thread. Instead of just waiting, these functions will now go into an internal loop, where they poll and wait with a pre-defined interval between polls (default 10 ms).

To enable this functionality:

1. Define "DRBG\_POLL\_AND\_WAIT=1" before compilation of the acceleration driver. This can be done along with the other environmental variables (ICP\_ROOT, ICP\_ENV\_DIR, and so on).
2. Proceed with driver build/installation.

The default polling interval for `cpaCyDrbgSessionInit()` polling is 10 ms. This can be modified by adding the `drbgPollAndWaitTimeMS` parameter to the GENERAL section of the config file (see [General Parameters](#) on page 70). The polling in `cpaCyDrbgSessionInit()` is limited to the low-priority symmetric response ring to ensure that other rings in that instance do not have their responses polled.

Using the DRBG\_POLL\_AND\_WAIT option at compile time now means that a polling application that needs to use the DRBG functionality can now be single-threaded and does not depend on a separate polling thread.



## 8.2.5 User Space Access Configuration Functions

Functions that allow the configuration of user space access to the Intel® QuickAssist Technology services from processes running in user space.

All user space access configuration function definitions are located in `$ICP_ROOT/quickassist/lookaside/access_layer/include/icp_sal_user.h`.

The user space access configuration functions include:

- `icp_sal_userStartMultiProcess`
- `icp_sal_userStart`
- `icp_sal_userStop`

### 8.2.5.1 `icp_sal_userStart`

Initializes user space access to an Intel® QuickAssist Accelerator and starts the services configured in the `pProcessName` section of the configuration file. This function needs to be called prior to any call to Intel® QuickAssist Technology API function from the user space process. This function is typically called only once in a user space process.

**Note:** The `icp_sal_userStart` function is for use only with the earlier configuration file variant (that is, the configuration file does **not** contain `ConfigVersion = 2`).

#### Syntax

```
CpaStatus icp_sal_userStart ( const char *pProcessName );
```

#### Parameters

**\*pProcessName** The name of the process corresponding to the section in the configuration file that defines and configures the services accessible to the process.

#### Return Value

The `icp_sal_userStart` function returns one of the following codes:

Code	Meaning
<code>CPA_STATUS_SUCCESS</code>	Successfully started user space access to the Intel® QuickAssist Accelerator.
<code>CPA_STATUS_FAIL</code>	Operation failed.

#### Notes

None

### 8.2.5.2 `icp_sal_userStartMultiProcess`

Performs a function similar to `icp_sal_userStart()`, that is, initializes user space access to an Intel® QuickAssist Accelerator and starts the instances configured, if any, in the given section of the configuration file.



**Note:** The `icp_sal_userStartMultiProcess()` function is to be used with the simplified configuration file only (that is, the configuration file with `ConfigVersion = 2`).

The new configuration format allows the user to easily create a configuration for many user space processes. The driver internally generates unique process names and a valid configuration for each process based on the section name (`pSectionName`) and mode (`limitDevAccess`) provided.

For example, on an M device system, if all M configuration files contain:

```
[IPSec]
NumProcesses = N
LimitDevAccess = 0
```

then N internal sections are generated (each with instances on all devices) and N processes can be started at any given time. Each process can call `icp_sal_userStartMultiProcess("IPSec", CPA_FALSE)` and the driver determines the unique name to use for each process.

Similarly, on an M device system, if all M configuration files contain:

```
[SSL]
NumProcesses = N
LimitDevAccess=1
```

then M\*N internal sections are generated (each with instances on one device only) and M\*N processes can be started at any given time. Each process can call `icp_sal_userStartMultiProcess("SSL", CPA_TRUE)` and the driver determines the unique name to use for each process.

Refer to [Configuring Multiple Processes on a Multiple-Device System](#) on page 81 for a detailed example.

## Syntax

```
CpaStatus icp_sal_userStartMultiProcess ( const char *pSectionName, CpaBoolean
limitDevAccess);
```

## Parameters

- \*pSectionName** The section name described in the simplified configuration file format.
- limitDevAccess** Corresponds to the `LimitDevAccess` parameter setting in the simplified configuration file format.

## Return Value

The `icp_sal_userStartMultiProcess` function returns one of the following codes:

Code	Meaning
<code>CPA_STATUS_SUCCESS</code>	Successfully started user space access to the Intel® QuickAssist Accelerator as defined in the configuration file.
<code>CPA_STATUS_FAIL</code>	Operation failed.



### 8.2.5.2.1 icp\_sal\_userStartMultiProcess Usage

This topic describes a typical usage of the `icp_sal_userStartMultiProcess` function.

A common approach is as follows:

1. The user starts a main application (for example, an Apache web server or an OpenSSL speed application).
2. The main application spawns N child processes (workers). The number of child processes running at a given time should not be greater than the value configured by `NumProcesses` in the configuration file.
3. Each child process calls `icp_sal_userStartMultiProcess("SSL", CPA_TRUE)`. In the application spawns more child processes, the first N processes that call `icp_sal_userStartMultiProcess("SSL", CPA_TRUE)` start successfully with access to the accelerator. All subsequent calls start successfully but will not have access to the accelerator. In this case, calls to `cpaCyGetNumInstances()` and `cpaDcGetNumInstances()` return zero. If any of the N running processes finish their work and call `icp_sal_userStop()` (or if a subprocess terminates non-gracefully), another subprocess can call `icp_sal_userStartMultiProcess("SSL", CPA_TRUE)` and it will succeed.

### 8.2.5.3 icp\_sal\_userStop

Closes user space access to the Intel® QuickAssist Accelerator; stops the services that were running and frees the allocated resources. After a successful call to this function, user space access to the Intel® QuickAssist Accelerator from a calling process is not possible. This function should be called once when the process is finished using the Intel® QuickAssist Accelerator and does not intend to use it again.

#### Syntax

```
CpaStatus icp_sal_userStop ( void );
```

#### Parameters

None.

#### Return Value

The `icp_sal_userStop` function returns one of the following codes:

Code	Meaning
<code>CPA_STATUS_SUCCESS</code>	Successfully stopped user space access to the Intel® QuickAssist Accelerator.
<code>CPA_STATUS_FAIL</code>	Operation failed.

#### Notes

None



## 8.2.6 User Space Heartbeat Functions

These functions allow the user space application to check the status of the firmware/hardware of the Intel® Communications Chipset 8900 to 8920 Series device as part of the Heartbeat functionality.

All user space heartbeat function definitions are located in `$ICP_ROOT/quickassist/lookaside/access_layer/include/icp_sal_user.h`.

The heartbeat functions include:

- [icp\\_sal\\_check\\_device](#) on page 128
- [icp\\_sal\\_check\\_all\\_devices](#) on page 128

### 8.2.6.1 [icp\\_sal\\_check\\_device](#)

This function checks the status of the firmware/hardware for a given device and is used as part of the Heartbeat functionality.

#### Syntax

```
CpaStatus icp_sal_check_device ( Cpa32U accelID );
```

#### Parameters

*accelID*                      The device ID of the device of interest.

#### Return Value

The `icp_sal_check_device` function returns one of the following codes:

Code	Meaning
<code>CPA_STATUS_SUCCESS</code>	No error in operation.
<code>CPA_STATUS_FAIL</code>	Operation failed.

#### Notes

None

### 8.2.6.2 [icp\\_sal\\_check\\_all\\_devices](#)

This function checks the status of the firmware/hardware for all devices and is used as part of the Heartbeat functionality.

#### Syntax

```
CpaStatus icp_sal_check_all_devices ( void );
```


#### Parameters

None.

#### Return Value

The `icp_sal_check_all_devices` function returns one of the following codes:



**Code****Meaning***CPA\_STATUS\_SUCCESS*

No error in operation.

*CPA\_STATUS\_FAIL*

Operation failed.

## 8.2.7 Version Information Function

A function that allows the retrieval of version information related to the software and hardware being used.

The version information function definition is located in: `$ICP_ROOT/quickassist/lookaside/access_layer/include/icp_sal_versions.h`.

There is only one version information function, that is, `icp_sal_getDevVersionInfo`.

### 8.2.7.1 icp\_sal\_getDevVersionInfo

Retrieves the hardware revision and information on the version of the software components being run on a given device.

**Note:**

The `icp_sal_userStartMultiProcess` (or `icp_sal_userStart`) function must be called before calling this function. If not, calling this function returns *CPA\_STATUS\_INVALID\_PARAM* indicating an error. The `icp_sal_userStartMultiProcess` (or `icp_sal_userStart`) function is responsible for setting up the ADF user space component, which is required for this function to operate successfully.

**Syntax**

```
CpaStatus icp_sal_getDevVersionInfo ( Cpa32U devId, icp_sal_dev_version_info_t
*pVerInfo);
```

**Parameters**

**devId** The ID (number) of the device for which version information is to be retrieved.

**\*pVerInfo** A pointer to a structure that holds the version information.

**Return Value**

The `icp_sal_getDevVersionInfo` function returns one of the following codes:

**Code****Meaning***CPA\_STATUS\_SUCCESS*

Operation finished successfully; version information retrieved.

*CPA\_STATUS\_INVALID\_PARAM*

Invalid parameter passed to the function.

*CPA\_STATUS\_RESOURCE*

System resource problem.

*CPA\_STATUS\_FAIL*

Operation failed.



## **Part 4: Applications and Usage Models**



## 9.0 Application Usage Guidelines

---

This chapter provides some usage guidelines and identifies some of the applications to which the platforms described in this manual are ideally suited.

*Note:* The usage information provided in this section relates to the original configuration file format. Much of the information is still appropriate when using the newer (default) version of the configuration file.


### 9.1 Mapping Service Instances to Hardware Accelerators on the PCH

On the platform(s) described in this manual, a processor can be connected to one or more Intel® Communications Chipset 8900 to 8920 Series (PCH) devices. Each PCH device can contain zero, one or two accelerators depending on the device variant being used. An accelerator has one or more dedicated engines for each service type. Specifically, there are two cryptography engines and one data compression engine.

A set of 16 ring banks provide the communication mechanism between a processor and the acceleration complex on a PCH device. Each ring bank contains 16 individual rings for communication. The following figure shows the relationship between processors, PCH devices, accelerator(s) and ring banks.

Intel provides a driver as a starting point that abstracts the communication between the host and the rings and presents the high-level Intel® QuickAssist Technology APIs.

**Figure 24. Processor and PCH Device Components**



### 9.1.1 Processor and PCH Device Communication

An acceleration service uses different rings for request and response messages and for different priorities (currently for symmetric cryptography only). Communication between the processor and PCH device is achieved using the following operations (see also the following figure):

1. The processor uses a write (put) operation to place a request on the request ring.
2. The PCH device uses a read (get) operation to retrieve the request from the request ring.
3. Once the operation has been performed, the PCH device uses a write (put) operation to put the response to the response ring.
4. The processor uses a read (get) operation to retrieve the response from the response ring.





Figure 25. Processor and PCH Device Communication



### 9.1.2 Service Instances and Interaction with the Hardware

A typical use case would be to have a ring bank supporting two crypto instances and one compression instance.<sup>1</sup> A service instance can be thought of as a channel between an accelerator and a core/thread running on the processor, which uses the rings for communication. The rings are not exposed by an API, but are set up using configuration files (one for each PCH device).

In general, a service instance uses a pair of rings, one for requests and one for responses. For cryptographic instances, separate request/response pairs are used for the following:

- Symmetric low priority
- Symmetric high priority
- Public key cryptography requests/responses


The key attributes of a service instance are given in the following table.

<sup>1</sup> The exceptions are ring bank 0, where two rings are reserved for administration related to accelerator 0 and ring bank 8, where two rings are reserved for administration related to accelerator 1. See [Figure 30](#) on page 143.

**Table 12. Service Instance Attributes**

Member	Sub-field	Description
physInstId	acceleratorId	Identifies the accelerator within the PCH
physInstId	executionEngineId	Identifies the engine (slice) within the accelerator
nodeAffinity	N/A	Identifies the processor node/socket to which the PCH is physically connected (relevant in NUMA configurations)
coreAffinity	N/A	Identifies the core(s) to which interrupts (if enabled) are affinitized (Bitmap)
isPolled	N/A	When delivering responses to the client, specifies whether: <ul style="list-style-type: none"> <li>Interrupts are enabled (0)</li> <li>Polling is used (1)</li> </ul>

The following figure shows how the attributes relate to hardware components.

**Figure 26. Service Instance Attributes and Hardware Components**


### 9.1.3 Service Instance Configuration

The configuration of a service instance is done in the configuration file.

**Note:** The following example uses the earlier configuration file format, which continues to be supported.

The following figure shows an example extract of the relevant section in the configuration file.

**Figure 27. Service Instance Configuration**

```
#####
# User Space Instances Section
#####
[proc0] ①
NumberCyInstances = 1
NumberDcInstances = 0

# Crypto - user space instance #0
Cy0Name = "proc0.0"
Cy0AcceleratorNumber = 0 ②
Cy0ExecutionEngine = 0 ③
Cy0BankNumber = 1 ④
Cy0IsPolled = 1

Cy0RingAsymTx = 2 ⑤
Cy0RingAsymRx = 3
Cy0RingSymTxHi = 4 ⑥
Cy0RingSymTxLo = 5
Cy0RingSymRxHi = 6 ⑦
Cy0RingSymRxLo = 7
```

In the previous figure, the meaning of each numbered item is explained as follows:

1. Each named address domain (one domain for the kernel, any number of user space process domains) has its own service instances.
2. Identifies the accelerator.
3. Identified the accelerator engine.
4. Identifies the ring bank to be used by the instances (which has a core affinity). See the configuration file snippet below for an example of core affinity association.
5. Asymmetric (public key), request (Tx) and response (Rx) rings.
6. Symmetric (bulk) crypto, low (normal) and high priority request (Tx) rings; *Cy0RingSymTxHi* is for the high priority requests and *Cy0RingSymTxLo* is for normal priority requests.
7. Symmetric (bulk) crypto, low (normal) and high priority response (Rx) rings; *Cy0RingSymRxHi* is for the high priority responses and *Cy0RingSymRxLo* is for normal priority responses.

**Note:** The data compression service requires just two rings; one for requests and one for responses.

#### 9.1.4 Guidelines for Using Multiple Intel® QuickAssist Instances for Load Balancing in Cryptography Applications

The application is responsible for load balancing/spreading:

- Across engines within a PCH device
- Across PCH devices

To get the maximum performance from the hardware, there needs to be at least as many service instances as engines, that is:

- Four (two for each of the two accelerators in the top-end PCH SKU) for Cryptography.
- Two (per PCH device) for Data Compression.


In the simplest case, load balancing is done through configuration. This applies when each engine has more capacity than required by an lcore. Each lcore uses exactly one service instance. Different lcores use different service instances, which map to different service engines. The load is balanced by spreading the traffic across lcores.

If a hardware engine has more capacity than that required by one instance, then multiple instances can share an engine. If a hardware engine has less capacity than required by one instance, then a core/process can talk to multiple instances.

Each core (physical or logical) has a certain application performance capacity ( $P_{core}$ ). This depends on the core frequency, number of IA cycles per packet, packet size/mix, protocols and so on. Each (physical) service engine has a certain level of service performance ( $P_{engine}$ ). This may depend on the PCH SKU, cryptography algorithms, packet size/mix and so on.

The following figure shows the relationship between cores, application threads, service instances and cryptographic engines.

**Figure 28. Entities and Relationships for Load Balancing**







The goal is to balance the performance of the cores and the service engines. Expressed mathematically, choose  $a$ ,  $i$  and  $s$  (see figure), such that:

$$P_{\text{core}}/a \sim (P_{\text{engine}})*i/s$$

**Note:**

Performance capacity of a core may be measured as throughput at a certain packet size, mix of sizes, protocols and so on. Performance capacity of a service engine can be measured as throughput at a certain packet size, mix of sizes, algorithms and so on.


The following figure shows four different load balancing scenarios:

- Case (a) - The simplest case. Load balancing is done by spreading traffic across cores, and then each core talks to exactly one engine.
- Case (b) - When the engines have more capacity than the cores/threads need, then an engine can be mapped into multiple such cores/threads.

When the cores need more capacity than one engine can supply, then multiple engines must be mapped into a single lcore. There are at least two ways to do this as indicated in case (c) and (d) following.

- Case (c) - Each thread talks to multiple service instances. This requires the application code to change, in that the application must know about multiple instances and load balance across them.
- Case (d) - Multiple threads can be assigned to the same lcore. This moves the responsibility for load balancing to the OS or whatever is managing the threads.

**Figure 29. Load Balancing Scenarios**





In all cases, except Case (c), the code remains unchanged. Each thread talks to exactly one service instance. This makes it easier to port applications to different platforms with different numbers/frequencies of cores, different numbers/PCH SKU numbers and so on.

## 9.2 Cryptography Applications

Cryptography applications supported by the platforms described in this manual include, but are not limited to:

- Virtual Private Networks (VPNs, both IPsec and SSL). Both symmetric and public key cryptography can be offloaded for bulk transfer and key exchange (IKE, SSL handshakes and so on). See [IPsec and SSL VPNs](#) on page 138 for more information.
- Encrypted Storage. See [Encrypted Storage](#) on page 139 for more information.
- Web Proxy Appliances. See [Web Proxy Appliances](#) on page 139.

See also the [Accelerating a Security Appliance](#) white paper. This was first written to support the Intel® EP80579 Integrated Processor with Intel® QuickAssist Technology. Many of the concepts and ideas are applicable to the platforms described in this manual also.

### 9.2.1 IPsec and SSL VPNs

Virtual Private Networks (VPNs) allow for private networks to be established over the public internet by providing confidentiality, integrity and authentication using cryptography. VPN functionality can be provided by a standalone security gateway box at the boundary between the trusted and untrusted networks. It is also commonly combined with other networking and security functionality in a security appliance, or even in standard routers.

VPNs are typically based on one of two cryptographic protocols, either IPsec or DTLS. Each has its advantages and disadvantages.

One of the most compute-intensive aspects of a VPN is the cryptographic processing required to encrypt/decrypt traffic for confidentiality, to perform cryptographic hash functionality for authentication and to perform public key cryptography, based on modular exponentiation of large numbers or elliptic curve cryptography as part of key negotiation and exchange. The Intel® Communications Chipset 8900 to 8920 Series PCH provides cryptographic acceleration that can offload this computation from the CPU, thereby freeing up CPU cycles to perform other networking, security or other value-add applications.

The PCH offers its acceleration services through an API, called the Intel® QuickAssist Technology Cryptographic API. This can be invoked from the Linux\* kernel or from Linux user space as well as from other operating systems. Intel also provides plugins to enable many of the PCH's cryptographic services to be accessed through open source cryptographic frameworks, such as the Linux kernel crypto framework/API (also known as the *scatterlist* API) and OpenSSL's libcrypto (through its EVP API). This facilitates ease of integration with certain open source implementations of protocol stacks, such as the Linux kernel's native IPsec stack (called NETKEY) or with OpenVPN (an open source SSL VPN implementation).



## 9.2.2 Encrypted Storage

In recent years, cases of lost laptops containing sensitive information have made the headlines all too frequently. Full disk encryption has become a standard procedure for many corporate PCs. Safe-guarding critical data however is not just a necessity in the client space, it is also a necessity in the data center.

Enterprise-class storage appliances achieve throughput rates in excess of 50 Gbps. Several high-profile cases of data theft have triggered updates to government regulations and industry standards. These regulations/standards now require protection of data-at-rest for applications involving sensitive data such as medical and financial records, typically using strong encryption. The high computational cost of adding security to storage appliances makes offload solutions an attractive value proposition.

Several complimentary standards for the security of data-at-rest exist, which when combined with traditional network security protocols, such as IPsec or SSL/TLS, provide an end-to-end secure storage solution, even for data-in-flight.

The IEEE Security in Storage working group is developing the IEEE 1619 series of standards that deal with cipher algorithms for disk and tape storage devices (AES in CCM and GCM modes). The cryptographic acceleration services of platforms that use the Intel® Communications Chipset 8900 to 8920 Series (PCH) are ideally suited for secure long-term storage solutions implementing the IEEE 1619.1 standard, by providing acceleration of the AES-256 cipher in CBC, CCM, and GCM modes and HMAC authentication using SHA-1, SHA-256 and SHA-512 hashes.

The Trusted Computing Group's (TCG) Storage Working Group does not prescribe a particular set of algorithms for the disk encryption. Instead, it defines several Storage Subsystem Classes (SSC) for various usage models, which define services such as enrollment and connection, protected storage (an extension of TPM), locking, logging, cryptographic services, authorization, and firmware updates. The cryptographic acceleration services of the platform can help by providing the highest level of security for authenticating the host to trusted peripherals implementing the TCG storage standards.

## 9.2.3 Web Proxy Appliances

Historically, Web Proxy appliances have evolved to present a public or intermediary interface for clients seeking resources from other servers, providing services such as web page caching and load balancing. These appliances are located at the edge of the network, typically at network gateways. Due to their centralized presence in the network, Web Proxy appliances today (referred to with a number of different names, such as Application Delivery Controllers, Reverse Proxy, and so on) have become a collection of services that include:

- Application Load Balancing (L4-L7)
- SSL Acceleration
- WAN Acceleration
- Caching
- Traffic Management
- Web Application Firewall



SSL and WAN acceleration have become common place capabilities of the Web Proxy appliance, requiring compute intensive algorithms for cryptography (SSL) and compression (WAN acceleration). Intel® Communications Chipset 8900 to 8920 Series (PCH) devices on the platforms described in this manual provide acceleration of asymmetric cryptography (RSA is the most commonly used key negotiation algorithm in SSL), symmetric cryptography (all algorithms defined in the TLS RFCs can be accelerated with the PCH) and compression (DEFLATE and LZS algorithms). With the prominence of Web Proxy appliances in typical networks, this use case has applications from cloud computing to small web server deployments.

## 9.3 Data Compression Applications

Data compression can be used as part of application delivery networks, data deduplication, as well as in a number of crypto applications, for example, VPNs, IDS/IPS and so on.

### 9.3.1 Compression for Storage

In a time when the amount of online information is increasing dramatically, but budgets for storing that information remain static, compression technology is a powerful tool for improved information management, protection and access.

Compression appliances can transparently compress data such that clients can keep between two- and five-times more data online and reap the benefit of other efficiencies throughout the data lifecycle. By shrinking the primary data, all subsequent copies of that data, such as backups, archives, snapshots, and replicas are also compressed. Compression is the newest advancement in storage efficiency. Storage compression appliances can shrink primary online data in real time, without performance degradation. This can significantly lower storage capital and operating expenses by reducing the amount of data that is stored, and the required hardware that must be powered and cooled.

Compression can help slow the growth of storage, reducing storage costs while simplifying both operations and management. It also enables organizations to keep more data available for use, as opposed to storing data offsite or on harder-to-access media (such as tape).

Compression algorithms are very compute-intensive, which is one of the reasons why the adoption of compression techniques in mainstream applications has been slow. As an example, the DEFLATE Algorithm, which is one of the most used and popular compression techniques today, involves several compute-intensive steps: string search and match, sort logic, binary tree generation, Huffman Code generation. Intel® Communications Chipset 8900 to 8920 Series (PCH) devices in the platforms described in this manual provide acceleration capabilities in hardware that allow the CPU to offload the compute-intensive DEFLATE algorithm operations, thereby freeing up CPU cycles for other networking, security or other value-add operations.

### 9.3.2 Data Deduplication and WAN Acceleration

Data Deduplication and WAN Acceleration are coarse-grain data compression techniques centered around the concept of single-instance storage. Identical blocks of data (either to be stored on disk or to be transferred across a WAN link) are only stored/moved once, and any further occurrences are replaced by a reference to the first instance.



While the benefits of deduplication and WAN acceleration obviously depend on the type of data, multi-user collaborative environments are the most suitable due to the amount of naturally occurring replication caused by forwarded emails and multiple (similar) versions of documents in various stages of development.

Deduplication strategies can vary in terms of inline vs post-processing, block size granularity (file-level only, fixed block size or variable block-size chunking), duplicate identification (cryptographic hash only, simple CRC followed by byte-level comparison or hybrids) and duplicate look-up (for example, Bloom filter based index).

Cryptographic hashes are the most suitable techniques for reliably identifying matching blocks with an improbably low risk for false positives, but they also represent the most compute-intensive workload in the application. As such, the cryptographic acceleration services offered by the hardware (PCH) through the Intel® QuickAssist Technology Cryptographic API can be used to considerably improve the throughput of deduplication/WAN acceleration applications. Additionally, the compression/decompression acceleration services can be used to further compress blocks for storage on disk, while optionally encrypting the compressed contents for data security.



## Appendix A Acceleration Driver Configuration File - Earlier File Format

---

**Note:** This chapter describes the older configuration file format. The older configuration file format is fully supported, but the format is deprecated in favor of the simpler new file format described earlier in this document.

This chapter describes the configuration file(s) managed by the Acceleration Driver Framework (ADF) that allow customization of runtime operation. This configuration file(s) must be tuned to meet the performance needs of the target application.

**Note:** The parameter values given in this chapter represent the configuration against which the software has been validated. While the configuration file is intended to be modified, no guarantee can be given for the expected behavior when parameter values are changed.

### A.1 Configuration File Overview

There is a single configuration file for each Intel® Communications Chipset 8900 to 8920 Series (PCH) device. The configuration file always contains two accelerator subsections. The significance of these subsections depends on the number of accelerators in the PCH device as defined by the model number:


- If there are no accelerators in the device, the information in both accelerator subsections is not relevant and can be ignored.
- If there is one accelerator in the device, only the information in the first accelerator subsection is relevant. The second subsection can be ignored.
- If there are two accelerators in the device, both accelerator subsections are relevant.

The client application may load balance between two accelerators if present.

Each accelerator has eight independent ring banks - the communication mechanism between the Acceleration software and the hardware. Each ring bank has an interrupt that can be directed to a specific Intel® architecture core. Each ring bank has 16 rings (hardware assisted queues). This hierarchy is shown in the following figure.



**Figure 30. Ring Banks**



**Note:** Depending on the SKU number, a PCH device may also contain no accelerators.

The configuration file is split into three (or more) sections: General, Hardware Access Ring Bank Configuration, and one or more Logical Instance sections.

- **General** - includes parameters that allow the user to:
  - Specify which services are enabled.
  - Configure the settings for the services.
 Additional details are included in [General Parameters](#) on page 144.
- **Hardware Access Ring Bank Configuration** - includes parameters that allow the user to:
  - Enable and configure interrupt coalescing.
  - Direct an MSI-x interrupt for a given ring bank to a specified Intel® architecture core, assuming that the OS supports MSI-X interrupts.
 Additional details are included in [\[AcceleratorX\] Section](#) on page 146.
- **Logical Instances** - one or more sections that include parameters that allow the user to:
  - Configure rings to be used by that address domain (kernel space or individual user space process) and define the behavior of the ring.
 Additional details are included in [Logical Instances Section](#) on page 148.

A sample configuration file, targeted at a high-end IPsec box without compression, is included in [Sample Configuration File \(V1\)](#) on page 152.

## A.2 General Section

The general section of the configuration file contains general parameters and statistics parameters.



## A.2.1 General Parameters

The following table describes the parameters that can be included in the General section.

Please see [Table 4](#) on page 70

**Table 13. General Parameters - Earlier File Format**

Parameter	Description	Default	Range
ServicesEnabled	Defines the service(s) available (cryptographic [cyX], data compression [dc]).	cy0;dc	cyX, dc <i>Note:</i> X can be 0 or 1, which identifies one of two available cryptographic engines. <i>Note:</i> Multiple values permitted, use ; as the delimiter.
cyHmacAuthMode	Determines when HMAC precomputes are done.	1	1 - HMAC precomputes are done during session initialization 2 - HMAC precomputes are done during the perform operation <i>Note:</i> In general, with this parameter set to 1, performance is expected to be better.
dcTotalSRAMAvailable	Each PCH device has a total of 512 KB of eSRAM. The eSRAM can be used by different services, such as Data Compression. This parameter tells the driver how much of this memory to use for the Data Compression service. A value of 0 means, do not use any eSRAM for the Data Compression service; 512000 means use all the eSRAM for the Data Compression service.	0	0 to 512000 (currently, 0 is the only possible value, since eSRAM is not currently supported)
Firmware_MmpPath	Name of the Modular Math Processor (MMP) firmware.	mmp_firmware.bin	mmp_firmware.bin
<i>Note:</i> "Default" denotes the value in the configuration file when shipped.			

## A.2.2 QAT Parameters

The following table describes accelerator-specific parameters.

*Note:* In the following parameters, beginning AccelX..., the X can be 0 or 1 representing the accelerator number.





**Table 14. QAT Parameters - Earlier File Format**

Parameter	Description	Default	Range
AccelXAdminBankNumber	Specifies the bank number for administration request/response rings on accelerator X, where X can be 0 or 1.	0	0 to 7
AccelXAcceleratorNumber	Specifies the accelerator number for administration request/response rings for accelerator X, where X can be 0 or 1.	0	0 or 1
AccelXAdminTx	Specifies the ring number of the administration request ring for accelerator X, where X can be 0 or 1.	0	0
AccelXAdminRx	Specifies the ring number of the administration response ring for accelerator X, where X can be 0 or 1.	1	1
Note: "Default" denotes the value in the configuration file when shipped.			

### A.2.3 Statistics Parameters

The following table shows the parameters in the configuration file, prefixed with stats, that can be used to enable or disable certain types of statistics.

**Note:** There is a performance impact when statistics are enabled. In particular, the IA cost of offload is expected to increase when statistics are enabled.

When the statistics are enabled, the collected data can be retrieved using the following methods:

- Calling the appropriate Intel® QuickAssist Technology API function. For example, `cpaCySymQueryStats` or `cpaCySymQueryStats64` for symmetric cryptography. See the *Intel® QuickAssist Technology Cryptographic API Reference Manual* for more information about these functions.
- For kernel space instances, looking at entries in the `/proc/dh89xxcc_devX` directory, where X is the device number. For example, `/proc/icp_dh89xxcc_dev0/cy/IPSec0` for all statistics related to cryptography instance IPSec0, where IPSec0 is the name given to the instance in the config file (`Cy0Name = "IPSec0"`). See [Debug Feature](#) on page 47 for more information.

**Table 15. Statistics Parameters**

Parameter	Description	Default	Range
statsGeneral	Enables/disables statistics in general.	1	1 or 0
statsDc	Enables/disables statistics for data compression.	1	1 or 0
statsDh	Enables/disables statistics for the Diffie-Hellman algorithm.	1	1 or 0
statsDrbg	Enables/disables statistics for the Deterministic Random Bit Generator (DRBG).	1	1 or 0
statsDsa	Enables/disables statistics for the Digital Signature Algorithm (DSA).	1	1 or 0
statsEcc	Enables/disables statistics for Elliptic Curve Cryptography (ECC).	1	1 or 0
continued...			



Parameter	Description	Default	Range
statsKeyGen	Enables/disables statistics for the Key Generation algorithm.	1	1 or 0
statsLn	Enables/disables statistics for the Large Number generator.	1	1 or 0
statsPrime	Enables/disables statistics for the Prime Number detector.	1	1 or 0
statsRsa	Enables/disables statistics for the RSA algorithm.	1	1 or 0
statsSym	Enables/disables statistics for symmetric ciphers.	1	1 or 0
<i>Note:</i> "Default" denotes the value in the configuration file when shipped. A value of 1 indicates "enabled"; a value of 0 indicates "disabled".			

## A.3 [AcceleratorX] Section

*Note:* A PCH device may contain 0, 1 or 2 accelerators depending on the model number. In the configuration file, there is an [AcceleratorX] section for each accelerator.


The [AcceleratorX] section of the configuration file contains interrupt coalescing and core affinity parameters.

### A.3.1 Interrupt Coalescing Parameters

For each accelerator, the interrupt coalescing parameters in the following table can be configured.

**Table 16. Interrupt Coalescing Parameters - Earlier File Format**

Parameter	Description	Default	Range
BankXInterruptCoalescingEnabled	Specifies if interrupt coalescing is enabled for ring bank X, where X is in the range 0 to 7.	1	0 or 1
BankXInterruptCoalescingTimerNs	Specifies the coalescing time, in nanoseconds (ns), for ring bank X, where X is in the range 0 to 7. <i>Note:</i> If a value outside the range is set, the default value is used.	10000	500 to 1048575
BankXInterruptCoalescingNumResponses	Specifies the number of responses that need to arrive from hardware before the interrupt is triggered. It can be used to maximize throughput or adjust throughput latency ratio.	0 (disable)	0 to 248
<i>Note:</i> "Default" denotes the value in the configuration file when shipped.			




### A.3.2 Affinity Parameters

To use core affinity, it is necessary to disable the `irqbalancer` service using the following command issued from an account with root privileges:

```
# service irqbalance stop
```

Each accelerator has eight ring banks (0 to 7). If the OS supports MSI-X interrupts, each ring bank has a steerable MSI-X interrupt that may be affinityized to a particular node/core as shown in the following figure.

**Figure 31. Ring Bank Affinity to Core for MSI-X Interrupts**



For each accelerator, the ring bank parameters in the following table can be configured.



**Table 17. Ring Bank Affinity Parameters**

Parameter	Description	Default	Range
BankXCoreIDAffinity	Defines core affinity for ring bank X, where X is in the range 0 to 7.	0	0 to cpumax-1 <i>Note:</i> cpumax is the number of CPUs in the system.
<i>Note:</i> "Default" denotes the value in the configuration file when shipped.			

## A.4 Logical Instances Section

A logical instance allows each address domain (kernel space and individual user space processes) to configure rings (hardware assisted queues) to be used by that address domain and to define the behavior of that ring. See [Hardware Assisted Rings](#) on page 35 and [Logical Instances](#) on page 22 for more information.

The address domains are in the following format:

- For the kernel address domain: [KERNEL]
- For user process address domains: [xxxxxx], where xxxxxx may be any ASCII value that uniquely identifies the user mode process.

To allow a driver to correctly configure the logical instances associated with this user process, the process must call the function [icp\\_sal\\_userStart](#) on page 125, passing the xxxxx string during process initialization. When the user space process is finished, it must call the function [icp\\_sal\\_userStop](#) on page 127 to free resources. See [User Space Access Configuration Functions](#) on page 125 for more information.

The items that can be configured for a logical instance are:

- The name of the logical instance
- The accelerator associated with this logical instance
- The ring bank associated with this logical instance
- The response mode associated with this logical instance (0 for IRQ, 1 for Polled)
- The ring for receiving and the ring for transmitting
- The number of concurrent requests supported by a pair of rings on this instance (Tx and Rx).

*Note:* This number affects the amount of memory allocated by the driver. Also, coalescing that is based on the number of responses is only enabled if: 1) Time-based coalescing is enabled, 2) The number of concurrent requests = 512 (ring size = 16 KB) and 3) Bank<n>InterruptCoalescingNumResponses != 0.

*Note:* Logical instances may not share the same rings, but may share a ring bank.

### A.4.1 [KERNEL] Section

In the [KERNEL] section of the configuration file, information about the number and type of kernel instances can be defined.

The following table describes the parameters that determine the number of kernel instances for each service.



**Note:** The maximum number of cryptographic instances supported is 32.

Parameter	Description	Default	Range
NumberCyInstances	Specifies the number of cryptographic instances. <i>Note:</i> Depends on the number of allocations to other services.	2	0 to 32
NumberDcInstances	Specifies the number of data compression instances. <i>Note:</i> Depends on the number of allocations to other services.	1	0 to 64

*Note:* "Default" denotes the value in the configuration file when shipped.

#### A.4.1.1 Cryptographic Logical Instance Parameters

The following table shows the parameters that can be set for cryptographic logical instances.

**Table 18. Cryptographic Logical Instance Parameters - Earlier File Format**

Parameter	Description	Default	Range
CyXName	Specifies the name of cryptographic instance number X.	IPSec0	String (max. 64 characters)
CyXAcceleratorNumber	Specifies the accelerator number that the cryptographic instance number X is assigned to.	0	0 or 1
CyXBankNumber	Specifies the bank number of the cryptographic instance number X.	0 for kernel space instances 1 for user space instances	0 to 8
CyXExecutionEngine	Specifies the engine that cryptographic instance number X executes on.	0	0 or 1 (depending on the SKU)
CyXIsPolled	Specifies if cryptographic instance number X works in poll mode or IRQ mode.	0 for kernel space instances 1 for user space instances	0 (interrupt mode), 1 (poll mode)
CyXNumConcurrentSymRequests	Specifies the number of cryptographic concurrent symmetric requests for cryptographic instance number X.	512	64, 128, 256, 512, 1024, 2048 or 4096
CyXNumConcurrentAsymRequests	Specifies the number of concurrent asymmetric requests for cryptographic instance number X.	64	64, 128, 256, 512, 1024, 2048 or 4096
CyXRingAsymTx	Specifies the asymmetric request ring number for cryptographic instance number X.	2 for kernel space instances 0 for user space instances	Even number in range: 0 to 14

*continued...*



Parameter	Description	Default	Range
CyXRingAsymRx	Specifies the asymmetric response ring number for cryptographic instance number X.	3 for kernel space instances 1 for user space instances	Odd number in range: 1 to 15
	Specifies the symmetric request ring number for cryptographic instance number X for high priority messages.	4 for kernel space instances 2 for user space instances	Even number in range: 0 to 14
CyXRingSymTxLo	Specifies the symmetric request ring number for cryptographic instance number X for low priority messages.	5 for kernel space instances 3 for user space instances	Even number in range: 0 to 14
CyXRingSymRxHi	Specifies the symmetric response ring number for cryptographic instance number X for high priority messages.	6 for kernel space instances 4 for user space instances	Odd number in range: 0 to 15
CyXRingSymRxHi	Specifies the symmetric response ring number for cryptographic instance number X for low priority messages.	7 for kernel space instances 5 for user space instances	Odd number in range: 1 to 15
Note: "Default" denotes the value in the configuration file when shipped.			

#### A.4.1.2 Data Compression Logical Instance Parameters

The following table shows the parameters in the configuration file that can be set for data compression logical instances.

**Note:** The maximum number of data compression instances supported is 126.

Parameter	Description	Default	Range
DcXName	Specifies the name of data compression instance number X.	IPComp0	String (max. 64 characters)
DcXAcceleratorNumber	Specifies the accelerator number that the data compression instance number X is assigned to.	0	0 or 1
DcXBankNumber	Specifies the bank number of data compression instance number X.	0 for kernel space instances 1 for user space instances	0 to 8
continued...			



Parameter	Description	Default	Range
DcXIsPolled	Specifies if data compression instance number X works in poll mode or IRQ mode.	0 for kernel space instances 1 for user space instances	0 (interrupt mode), 1 (poll mode)
DcXNumConcurrentRequests	Specifies the number of data compression concurrent requests.	512	64, 128, 256, 512, 1024, 2048 or 4096
DcXRingTx	Specifies the request ring number for data compression instance number X.	8 for kernel space instances 6 for user space instances	Even number in the range: 0 to 14
DcXRingRx	Specifies the response ring number for data compression instance number X.	9 for kernel space instances 7 for user space instances	Odd number in the range: 1 to 15
Note: "Default" denotes the value in the configuration file when shipped.			

## A.4.2 User Process Instance [xxxxx] Sections

In each [xxxxx] section of the configuration file, information about the number and type of user process instances can be defined.

The parameters in the following table specify the number of user process instances for each service.

Parameter	Description	Default	Range
NumberCyInstances	Specifies the number of cryptographic instances. Note: Depends on the number of allocations to other services.	0	0 to 32
NumberDcInstances	Specifies the number of data compression instances. Note: Depends on the number of allocations to other services.	0	0 to 126
Note: "Default" denotes the value in the configuration file when shipped.			

Parameters for each user process instance can also be defined. The parameters that can be included for each specific user process instance are similar to those in the [Logical Instances Section](#) on page 148.



## A.5 Sample Configuration File (V1)

The following sample configuration file is intended for a high-end IPsec box.

```
#####  
#  
# @par  
# This file is provided under a dual BSD/GPLv2 license.  When using or  
# redistributing this file, you may do so under either license.  
#  
# GPL LICENSE SUMMARY  
#  
# Copyright(c) 2007-2012 Intel Corporation. All rights reserved.  
#  
# This program is free software; you can redistribute it and/or modify  
# it under the terms of version 2 of the GNU General Public License as  
# published by the Free Software Foundation.  
#  
# This program is distributed in the hope that it will be useful, but  
# WITHOUT ANY WARRANTY; without even the implied warranty of  
# MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the GNU  
# General Public License for more details.  
#  
# You should have received a copy of the GNU General Public License  
# along with this program; if not, write to the Free Software  
# Foundation, Inc., 51 Franklin St - Fifth Floor, Boston, MA 02110-1301 USA.  
# The full GNU General Public License is included in this distribution  
# in the file called LICENSE.GPL.  
#  
# Contact Information:  
# Intel Corporation  
#  
# BSD LICENSE  
#  
# Copyright(c) 2007-2012 Intel Corporation. All rights reserved.  
# All rights reserved.  
#  
# Redistribution and use in source and binary forms, with or without  
# modification, are permitted provided that the following conditions  
# are met:  
#  
# * Redistributions of source code must retain the above copyright  
# notice, this list of conditions and the following disclaimer.  
# * Redistributions in binary form must reproduce the above copyright  
# notice, this list of conditions and the following disclaimer in  
# the documentation and/or other materials provided with the  
# distribution.  
# * Neither the name of Intel Corporation nor the names of its  
# contributors may be used to endorse or promote products derived  
# from this software without specific prior written permission.  
#  
# THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS  
# "AS IS" AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT  
# LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR  
# A PARTICULAR PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT  
# OWNER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL,  
# SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT  
# LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE,  
# DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY  
# THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT  
# (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE  
# OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.  
#  
#  
#####  
# This file is the configuration for a single dh89xxcc_qa
```





```
# device.
#
# Each device has up to two accelerators.
# - The client may load balance between these
#   accelerators.
# Each accelerator has 8 independent ring banks.
# - The interrupt for each can be directed to a
#   specific core.
# Each ring bank as 16 rings (hardware assisted queues).
#
#####

#####
# General Section
#####

[GENERAL]
#ServicesEnabled = cy0;cy1;dc
ServicesEnabled = cy0;cy1;dc

# Look Aside Cryptographic Configuration
cyHmacAuthMode = 1

# Look Aside Compression Configuration
dcTotalSRAMAvailable = 0

#No wireless
NumberOfWirelessProcs = 0

# Firmware Location Configuration
Firmware_MofPath = mof_firmware.bin
Firmware_MmpPath = mmp_firmware.bin

# QAT Parameters
Accel0AdminBankNumber = 0
Accel0AcceleratorNumber = 0
Accel0AdminTx = 0
Accel0AdminRx = 1

Accel1AcceleratorNumber = 1
Accel1AdminBankNumber = 0
Accel1AdminTx = 0
Accel1AdminRx = 1

#Statistics, valid values: 1,0
statsGeneral = 1
statsDc = 1
statsDh = 1
statsDrbg = 1
statsDsa = 1
statsEcc = 1
statsKeyGen = 1
statsLn = 1
statsPrime = 1
statsRsa = 1
statsSym = 1

# Enables or disables Single Root Complex IO Virtualization.
# If this is enabled (1) then SRIOV and VT-d need to be enabled in
# BIOS and there can be no Cy or Dc instances created in PF (Dom0).
# If this is disabled (0) then SRIOV and VT-d need to be disabled
# in BIOS and Cy and/or Dc instances can be used in PF (Dom0)
SRIOV_Enabled = 0

#Debug feature, if set to 1 it enables additional entries in /proc filesystem
ProcDebug = 1

#####
#
# Hardware Access Ring Bank Configuration
# Each Accelerator has 8 ring banks (0-7)
```



```
# If the OS supports MSI-X, each ring bank has an
# steerable MSI-x interrupt which may be
# affinitized to a particular node/core.
#
#####
```

```
[Accelerator0]
Bank0InterruptCoalescingEnabled = 1
Bank0InterruptCoalescingTimerNs = 10000
Bank0CoreIDAffinity = 0
Bank0InterruptCoalescingNumResponses = 0
```

```
Bank1InterruptCoalescingEnabled = 1
Bank1InterruptCoalescingTimerNs = 10000
Bank1CoreIDAffinity = 2
Bank1InterruptCoalescingNumResponses = 0
```

```
Bank2InterruptCoalescingEnabled = 1
Bank2InterruptCoalescingTimerNs = 10000
Bank2CoreIDAffinity = 4
Bank2InterruptCoalescingNumResponses = 0
```

```
Bank3InterruptCoalescingEnabled = 1
Bank3InterruptCoalescingTimerNs = 10000
Bank3CoreIDAffinity = 6
Bank3InterruptCoalescingNumResponses = 0
```

```
Bank4InterruptCoalescingEnabled = 1
Bank4InterruptCoalescingTimerNs = 10000
Bank4CoreIDAffinity = 0
Bank4InterruptCoalescingNumResponses = 0
```

```
Bank5InterruptCoalescingEnabled = 1
Bank5InterruptCoalescingTimerNs = 10000
Bank5CoreIDAffinity = 2
Bank5InterruptCoalescingNumResponses = 0
```

```
Bank6InterruptCoalescingEnabled = 1
Bank6InterruptCoalescingTimerNs = 10000
Bank6CoreIDAffinity = 4
Bank6InterruptCoalescingNumResponses = 0
```

```
Bank7InterruptCoalescingEnabled = 1
Bank7InterruptCoalescingTimerNs = 10000
Bank7CoreIDAffinity = 6
Bank7InterruptCoalescingNumResponses = 0
```

```
[Accelerator1]
Bank0InterruptCoalescingEnabled = 1
Bank0InterruptCoalescingTimerNs = 10000
Bank0CoreIDAffinity = 1
Bank0InterruptCoalescingNumResponses = 0
```

```
Bank1InterruptCoalescingEnabled = 1
Bank1InterruptCoalescingTimerNs = 10000
Bank1CoreIDAffinity = 3
Bank1InterruptCoalescingNumResponses = 0
```

```
Bank2InterruptCoalescingEnabled = 1
Bank2InterruptCoalescingTimerNs = 10000
Bank2CoreIDAffinity = 5
Bank2InterruptCoalescingNumResponses = 0
```

```
Bank3InterruptCoalescingEnabled = 1
Bank3InterruptCoalescingTimerNs = 10000
Bank3CoreIDAffinity = 7
Bank3InterruptCoalescingNumResponses = 0
```

```
Bank4InterruptCoalescingEnabled = 1
Bank4InterruptCoalescingTimerNs = 10000
```



```
Bank4CoreIDAffinity = 1
Bank4InterruptCoalescingNumResponses = 0

Bank5InterruptCoalescingEnabled = 1
Bank5InterruptCoalescingTimerNs = 10000
Bank5CoreIDAffinity = 3
Bank5InterruptCoalescingNumResponses = 0

Bank6InterruptCoalescingEnabled = 1
Bank6InterruptCoalescingTimerNs = 10000
Bank6CoreIDAffinity = 5
Bank6InterruptCoalescingNumResponses = 0

Bank7InterruptCoalescingEnabled = 1
Bank7InterruptCoalescingTimerNs = 10000
Bank7CoreIDAffinity = 7
Bank7InterruptCoalescingNumResponses = 0

#####
#
# Logical Instances Section
# A logical instance allows each address domain
# (kernel space and individual user space processes)
# to configure rings (i.e. hardware assisted queues)
# to be used by that address domain and to define the
# behavior of that ring.
#
# The address domains are in the following format
# - For kernel address domains
#   [KERNEL]
# - For user process address domains
#   [xxxxx]
# Where xxxxx may be any ascii value which uniquely identifies
# the user mode process.
# To allow the driver correctly configure the
# logical instances associated with this user process,
# the process must call the icp_sal_userStart(...)
# passing the xxxxx string during process initialisation.
# When the user space process is finish it must call
# icp_sal_userStop(...) to free resources.
# If there are multiple devices present in the system all conf
# files that describe the devices must have the same address domain
# sections even if the address domain does not configure any instances
# on that particular device. So if icp_sal_userStart("xxxxx") is called
# then user process address domain [xxxxx] needs to be present in all
# conf files for all devices in the system.
#
# Items configurable by a logical instance are:
# - Name of the logical instance
# - The accelerator associated with this logical
#   instance
# - The execution engine associated with this logical
#   instance (For crypto instances only)
# - The ring bank associated with this logical
#   instance.
# - The response mode associated with this logical instance (0
#   for IRQ or 1 for polled).
# - The ring for receiving and the ring for transmitting.
# - The number of concurrent requests supported by a pair of
#   rings on this instance (tx + rx). Note this number affects
#   the amount of memory allocated by the driver. Also
#   Bank<n>InterruptCoalescingNumResponses is only supported for
#   number of concurrent requests equal to 512.
#
# Note: Logical instances may not share the same ring, but
#       may share a ring bank.
#
# The format of the logical instances are:
# - For crypto:
#   Cy<n>Name = "xxxx"
#   Cy<n>AcceleratorNumber = 0|1
```



```
#           Cy<n>ExecutionEngine = 0|1
#           Cy<n>BankNumber = 0-7
#           Cy<n>IsPolled = 0|1
#           Cy<n>NumConcurrentSymRequests = 64|128|256|512|1024|2048|4096
#           Cy<n>NumConcurrentAsymRequests = 64|128|256|512|1024|2048|4096
#           Cy<n>RingAsymTx = 0-14 (Even numbers only)
#           Cy<n>RingAsymRx = 1-15 (Odd numbers only)
#           Cy<n>RingSymTxHi = 0-14 (Even numbers only)
#           Cy<n>RingSymRxHi = 1-15 (Odd numbers only)
#           Cy<n>RingSymTxLo = 0-14 (Even numbers only)
#           Cy<n>RingSymRxLo = 1-15 (Odd numbers only)
#
# - For Data Compression
#           Dc<n>Name = "xxxx"
#           Dc<n>AcceleratorNumber = 0|1
#           Dc<n>BankNumber = 0-7
#           Dc<n>IsPolled = 0|1
#           Dc<n>NumConcurrentRequests = 64|128|256|512|1024|2048|4096
#           Dc<n>RingTx = 0-14 (Even numbers only)
#           Dc<n>RingRx = 1-15 (Odd numbers only)
#
# Where:
# - n is the number of this logical instance starting at 0.
# - xxxx may be any ascii value which identifies the logical instance.
#
#####

#####
# Kernel Instances Section
#####
[KERNEL]
NumberCyInstances = 4
NumberDcInstances = 2

# Crypto - Kernel instance #0
Cy0Name = "IPSec0"
Cy0AcceleratorNumber = 0
Cy0ExecutionEngine = 0
Cy0BankNumber = 0
Cy0IsPolled = 0
Cy0NumConcurrentSymRequests = 512
Cy0NumConcurrentAsymRequests = 64
Cy0RingAsymTx = 2
Cy0RingAsymRx = 3
Cy0RingSymTxHi = 4
Cy0RingSymRxHi = 5
Cy0RingSymTxLo = 6
Cy0RingSymRxLo = 7

# Crypto - Kernel instance #1
Cy1Name = "IPSec1"
Cy1AcceleratorNumber = 0
Cy1ExecutionEngine = 1
Cy1BankNumber = 1
Cy1IsPolled = 0
Cy1NumConcurrentSymRequests = 512
Cy1NumConcurrentAsymRequests = 64
Cy1RingAsymTx = 0
Cy1RingAsymRx = 1
Cy1RingSymTxHi = 2
Cy1RingSymRxHi = 3
Cy1RingSymTxLo = 4
Cy1RingSymRxLo = 5

# Crypto - Kernel instance #2
Cy2Name = "IPSec2"
Cy2AcceleratorNumber = 1
Cy2ExecutionEngine = 0
Cy2BankNumber = 0
Cy2IsPolled = 0
```



```
Cy2NumConcurrentSymRequests = 512
Cy2NumConcurrentAsymRequests = 64
Cy2RingAsymTx = 2
Cy2RingAsymRx = 3
Cy2RingSymTxHi = 4
Cy2RingSymRxHi = 5
Cy2RingSymTxLo = 6
Cy2RingSymRxLo = 7

# Crypto - Kernel instance #3
Cy3Name = "IPSec3"
Cy3AcceleratorNumber = 1
Cy3ExecutionEngine = 1
Cy3BankNumber = 1
Cy3IsPolled = 0
Cy3NumConcurrentSymRequests = 512
Cy3NumConcurrentAsymRequests = 64
Cy3RingAsymTx = 0
Cy3RingAsymRx = 1
Cy3RingSymTxHi = 2
Cy3RingSymRxHi = 3
Cy3RingSymTxLo = 4
Cy3RingSymRxLo = 5

# Data Compression - Kernel instance #0
Dc0Name = "IPComp0"
Dc0AcceleratorNumber = 0
Dc0BankNumber = 0
Dc0IsPolled = 0
Dc0NumConcurrentRequests = 512
Dc0RingTx = 8
Dc0RingRx = 9

# Data Compression - Kernel instance #1
Dc1Name = "IPComp1"
Dc1AcceleratorNumber = 1
Dc1BankNumber = 0
Dc1IsPolled = 0
Dc1NumConcurrentRequests = 512
Dc1RingTx = 8
Dc1RingRx = 9

#####
# User Process Instance Section
#####
[SSL]
NumberCyInstances = 4
NumberDcInstances = 2

# Crypto - User instance #0
Cy0Name = "SSL0"
Cy0AcceleratorNumber = 0
Cy0ExecutionEngine = 0
Cy0BankNumber = 2
Cy0IsPolled = 1
Cy0NumConcurrentSymRequests = 512
Cy0NumConcurrentAsymRequests = 64
Cy0RingAsymTx = 0
Cy0RingAsymRx = 1
Cy0RingSymTxHi = 2
Cy0RingSymRxHi = 3
Cy0RingSymTxLo = 4
Cy0RingSymRxLo = 5

# Crypto - User instance #1
CylName = "SSL1"
CylAcceleratorNumber = 0
CylExecutionEngine = 1
CylBankNumber = 3
CylIsPolled = 1
CylNumConcurrentSymRequests = 512
```



```
CylNumConcurrentAsymRequests = 64
CylRingAsymTx = 0
CylRingAsymRx = 1
CylRingSymTxHi = 2
CylRingSymRxHi = 3
CylRingSymTxLo = 4
CylRingSymRxLo = 5

# Crypto - User instance #2
Cy2Name = "SSL2"
Cy2AcceleratorNumber = 1
Cy2ExecutionEngine = 0
Cy2BankNumber = 2
Cy2IsPolled = 1
Cy2NumConcurrentSymRequests = 512
Cy2NumConcurrentAsymRequests = 64
Cy2RingAsymTx = 0
Cy2RingAsymRx = 1
Cy2RingSymTxHi = 2
Cy2RingSymRxHi = 3
Cy2RingSymTxLo = 4
Cy2RingSymRxLo = 5

# Crypto - User instance #3
Cy3Name = "SSL3"
Cy3AcceleratorNumber = 1
Cy3ExecutionEngine = 1
Cy3BankNumber = 3
Cy3IsPolled = 1
Cy3NumConcurrentSymRequests = 512
Cy3NumConcurrentAsymRequests = 64
Cy3RingAsymTx = 0
Cy3RingAsymRx = 1
Cy3RingSymTxHi = 2
Cy3RingSymRxHi = 3
Cy3RingSymTxLo = 4
Cy3RingSymRxLo = 5

# Data Compression - User space instance #0
Dc0Name = "UserDC0"
Dc0AcceleratorNumber = 0
Dc0BankNumber = 1
Dc0IsPolled = 1
Dc0NumConcurrentRequests = 512
Dc0RingTx = 6
Dc0RingRx = 7

# Data Compression - User space instance #1
Dc1Name = "UserDC1"
Dc1AcceleratorNumber = 1
Dc1BankNumber = 1
Dc1IsPolled = 1
Dc1NumConcurrentRequests = 512
Dc1RingTx = 6
Dc1RingRx = 7
```



## Appendix B Glossary

---

<i>ADF</i>	Acceleration Driver Framework
<i>AHCI</i>	Advanced Host Controller Interface
<i>AP</i>	Application Processor
<i>ASIC</i>	Application Specific Integrated Circuit
<i>Crystal Beach</i>	Codename for a set of chipset functions that allows discrete PCI Express* (PCIe*) adapters to achieve higher performance.
<i>DID</i>	Device ID
<i>DMA</i>	Direct Memory Access
<i>DRGB</i>	Deterministic Random Bit Generator
<i>DSA</i>	Digital Signature Algorithm
<i>ECC</i>	Elliptic Curve Cryptography
<i>EHCI</i>	Enhanced Host Controller Interface
<i>Gladden</i>	Codename for an Intel® architecture mobile CPU
<i>GPIO</i>	General Purpose Input Output
<i>GPL</i>	General Public License
<i>IBV</i>	Independent BIOS Vendor
<i>LPC</i>	Low Pincount Interface
<i>MGF</i>	Mask Generation Function
<i>MSI</i>	Message Signaled Interrupts
<i>PCH</i>	Platform Controller Hub. In this manual, a Intel® Communications Chipset 8900 to 8920 Series device that includes standard interfaces and accelerator and I/O interfaces.
<i>RCiEP</i>	Root Complex Integrated Endpoint
<i>RTOS</i>	Real Time Operating System
<i>SAL</i>	Service Access Layer
<i>SATA</i>	Serial Advanced Technology Attachment
<i>SGL</i>	Scatter Gather List
<i>SIO</i>	Serial I/O
<i>SMBus</i>	System Management Bus
<i>SoC</i>	System-on-a-Chip



<i>SPI</i>	Serial Peripheral Interconnect
<i>SR-IOV</i>	Single Root I/O Virtualization
<i>SSL</i>	Secure Sockets Layer
<i>TLS</i>	Transport Layer Security
<i>UART</i>	Universal Asynchronous Receiver/Transmitter
<i>UEFI</i>	Unified Extensible Firmware Interface
<i>UHCI</i>	Universal Host Controller Interface
<i>USB</i>	Universal Serial Bus
<i>WDT</i>	Watch Dog Timer