INFORMATION IN THIS DOCUMENT IS PROVIDED IN CONNECTION WITH INTEL® PRODUCTS. NO LICENSE, EXPRESS OR IMPLIED, 
BY ESTOPPEL OR OTHERWISE, TO ANY INTELLECTUAL PROPERTY RIGHTS IS GRANTED BY THIS DOCUMENT. EXCEPT AS 
PROVIDED IN INTEL’S TERMS AND CONDITIONS OF SALE FOR SUCH PRODUCTS, INTEL ASSUMES NO LIABILITY WHATSOEVER, 
AND INTEL DISCLAIMS ANY EXPRESS OR IMPLIED WARRANTY, RELATING TO SALE AND/OR USE OF INTEL PRODUCTS INCLUDING 
LIABILITY OR WARRANTIES RELATING TO FITNESS FOR A PARTICULAR PURPOSE, MERCHANTABILITY, OR INFRINGEMENT OF ANY 
PATENT, COPYRIGHT OR OTHER INTELLECTUAL PROPERTY RIGHT. Intel products are not intended for use in medical, life saving, 
life sustaining, critical control or safety systems, or in nuclear facility applications.

A "Mission Critical Application" is any application in which failure of the Intel Product could result, directly or indirectly, in personal 
injury or death.  SHOULD YOU PURCHASE OR USE INTEL'S PRODUCTS FOR ANY SUCH MISSION CRITICAL APPLICATION, YOU 
SHALL INDEMNIFY AND HOLD INTEL AND ITS SUBSIDIARIES, SUBCONTRACTORS AND AFFILIATES, AND THE DIRECTORS, 
OFFICERS, AND EMPLOYEES OF EACH, HARMLESS AGAINST ALL CLAIMS COSTS, DAMAGES, AND EXPENSES AND REASONABLE 
ATTORNEYS’ FEES ARISING OUT OF, DIRECTLY OR INDIRECTLY, ANY CLAIM OF PRODUCT LIABILITY, PERSONAL INJURY, OR DEATH 
ARISING IN ANY WAY OUT OF SUCH MISSION CRITICAL APPLICATION, WHETHER OR NOT INTEL OR ITS SUBCONTRACTOR WAS 
NEGLIGENCE IN THE DESIGN, MANUFACTURE, OR WARNING OF THE INTEL PRODUCT OR ANY OF ITS PARTS.

Intel may make changes to specifications and product descriptions at any time, without notice. Designers must not rely on the 
absence or characteristics of any features or instructions marked "reserved" or "undefined." Intel reserves these for future 
definition and shall have no responsibility whatsoever for conflicts or incompatibilities arising from future changes to them.

The products described in this document may contain design defects or errors known as errata which may cause the product to 
deviate from published specifications. Current characterized errata are available on request.

Contact your local Intel sales office or your distributor to obtain the latest specifications and before placing your product order.

Requires a system with Intel® Turbo Boost Technology.  Intel Turbo Boost Technology and Intel Turbo Boost Technology 2.0 are 
only available on select Intel® processors.  Consult your PC manufacturer.  Performance varies depending on hardware, software, 
and system configuration.  For more information, visit http://www.intel.com/go/turbo

Intel and the Intel logo are trademarks or registered trademarks of Intel Corporation or its subsidiaries in the United States and 
other countries.

*Other names and brands may be claimed as the property of others.

Copyright © 2009-2013, Intel Corporation.
# Contents

1 Introduction .......................................................................................................................... 9  
  1.1 References ......................................................................................................................... 10  
  1.2 Definition of Terms ............................................................................................................. 10  
2 LGA2011-0 Socket .................................................................................................................. 13  
  2.1 Contact/Land Mating Location ......................................................................................... 16  
  2.2 Board Layout ..................................................................................................................... 16  
  2.2.1 Suggested Silkscreen Marking for Socket Identification ............................................. 17  
  2.3 Attachment to Motherboard ............................................................................................... 18  
  2.4 Socket Components .......................................................................................................... 18  
  2.4.1 Socket Body Housing ................................................................................................. 18  
  2.4.2 Solder Balls ............................................................................................................... 19  
  2.4.3 Contacts ...................................................................................................................... 19  
  2.4.4 Pick and Place Cover ................................................................................................. 19  
  2.4.5 Socket Standoffs and Package Seating Plane ............................................................. 21  
  2.5 Durability .......................................................................................................................... 21  
  2.6 Markings ........................................................................................................................... 21  
  2.7 Component Insertion Forces ............................................................................................... 22  
  2.8 Socket Size ......................................................................................................................... 22  
3 Independent Loading Mechanism (ILM) ............................................................................... 23  
  3.1 Square ILM Design Concept ............................................................................................. 24  
  3.1.1 Square ILM Assembly Design Overview .................................................................. 24  
  3.2 ILM Features ....................................................................................................................... 26  
  3.2.1 ILM Closing sequence ............................................................................................... 26  
  3.2.2 ILM Opening Sequence .............................................................................................. 28  
  3.2.3 ILM Back Plate Design Overview ............................................................................. 30  
  3.3 ILM Assembly .................................................................................................................... 31  
  3.3.1 Manufacturing Assembly Flow ................................................................................... 31  
  3.4 Processor Installation ......................................................................................................... 32  
  3.5 Narrow ILM ......................................................................................................................... 34  
  3.5.1 Introduction ................................................................................................................. 34  
  3.5.2 Comparison Between Square ILM and Narrow ILM ................................................ 35  
  3.5.3 ILM Keepout Zones ..................................................................................................... 35  
  3.6 ILM Cover .......................................................................................................................... 36  
  3.7 Heatsink to ILM interface ................................................................................................. 37  
4 LGA2011-0 Socket and ILM Electrical, Mechanical, and Environmental Specifications... 39  
  4.1 Component Mass ............................................................................................................... 39  
  4.2 Package/Socket Stackup Height ........................................................................................ 39  
  4.3 Loading Specifications ...................................................................................................... 39  
  4.4 Electrical Requirements ................................................................................................. 40  
  4.5 Environmental Requirements .......................................................................................... 41  
5 Thermal Solutions ................................................................................................................. 43  
  5.1 Performance Targets ........................................................................................................ 43  
  5.1.1 Performance Targets - Square ILM/Heatsink Application ........................................ 43  
  5.1.2 Performance Targets - Narrow ILM/Heatsink Application ....................................... 47  
  5.1.3 Reference Heatsink Assembly .................................................................................... 49  
  5.2 Structural Considerations ................................................................................................. 51  
  5.3 Thermal Design Guidelines ............................................................................................... 51  
  5.3.1 Intel® Turbo Boost Technology .................................................................................. 52  
  5.3.2 Thermal Characterization Parameter .......................................................................... 52  
  5.3.3 Fan Speed Control ....................................................................................................... 53
5.3.4 Thermal Features....................................................................................53
5.3.5 Tcontrol Relief........................................................................................54
5.3.6 Short Duration TCC Activation and Catastrophic Thermal Management for Intel®
Xeon® Processor E5-1600/2600 / 4600 v1 and v2 Product Families ..........56
5.4 Absolute Processor Temperature and Thermal Excursion .......................56
5.5 DTS Based Thermal Specification ............................................................57
5.5.1 Implementation......................................................................................57
5.5.2 Considerations for Intel® Xeon® Processor E5-1600/E5-2600/E5-4600 v2
Product Family Processors........................................................................57
5.5.3 DTS Based Thermal Profile, Tcontrol and Margin for the Intel Xeon Processor E5-
1600/E5-2600/E5-4600 v1 Product Family ..................................................57
5.5.4 Power Calculation for the Intel Xeon Processor E5-1600/E5-2600/E5-4600 v1
Product Family ..........................................................................................58
5.5.5 Averaging the DTS Based Thermal Specification for the Intel Xeon E5-1400/E5-
2600/E5-4600 v1 Product Family ..............................................................59
5.5.6 Capabilities for the Intel® Xeon® Processor E5-1600/E5-2600/E5-4600 v2
Product Family ..........................................................................................59

6 Quality and Reliability Requirements ..........................................................63
6.1 Use Conditions ..........................................................................................63
6.2 Intel Reference Component Validation ......................................................64
6.2.1 Board Functional Test Sequence ..........................................................64
6.2.2 Post-Test Pass Criteria Examples .......................................................65
6.2.3 Recommended BIOS/Processor/Memory Test Procedures .....................65
6.3 Material and Recycling Requirements ......................................................65

A Mechanical Drawings ..............................................................................67
B Socket Mechanical Drawings ....................................................................93
C Component Suppliers .................................................................................99
C.1 Intel Enabled Supplier Information .........................................................99
C.1.1 Intel Reference or Collaboration Thermal Solutions ...............................99
C.1.2 Socket and ILM Components ...............................................................100

D Thermal Test Vehicle..................................................................................103
D.1 LGA2011-0 TTV ........................................................................................104
D.2 Thermocouple Attach Drawing ..............................................................105

E Embedded Thermal Solutions ..................................................................107
E.1 Performance Targets ................................................................................107
E.2 Thermal Design Guidelines ......................................................................108
E.2.1 High Case Temperature Thermal Profile .............................................108
E.3 Mechanical Drawings and Supplier Information ........................................109

F Heatsink Load Characterization .................................................................115
F.1 Introduction ..............................................................................................115
F.2 Heatsink Load Fixture .............................................................................115
F.3 Procedure for Measuring Heatsink Load ..................................................115

Figures
1-1 Platform Socket Stack ...........................................................................9
2-1 Hexagonal Array in LGA2011-0 ..............................................................13
2-2 Contact Wiping Direction .......................................................................14
2-3 Schematic of LGA2011-0 Socket with Pick and Place Cover Removed ..........14
2-4 LGA2011-0 Socket Contact Numbering (Top View of Socket) .....................15
2-5 Offset between LGA Land Center and Solder Ball Center .........................16
2-6 LGA2011-0 Socket Land Pattern (Top View of Board) ..............................17
## Revision History

<table>
<thead>
<tr>
<th>Revision Number</th>
<th>Description</th>
<th>Revision Date</th>
</tr>
</thead>
<tbody>
<tr>
<td>-001</td>
<td>• Initial Release</td>
<td>March 2012</td>
</tr>
<tr>
<td>-002</td>
<td>• Added section 5.3.6 Short Duration TCC Activation and Catastrophic Thermal Management</td>
<td>September 2012</td>
</tr>
<tr>
<td>-003</td>
<td>• Added E-5 v2 Product Family information</td>
<td>September 2013</td>
</tr>
</tbody>
</table>
1 Introduction

This document provides guidelines for the design of thermal and mechanical solutions for the:

- Intel® Xeon® Processor E5-1600/2600/4600 v1 and v2 Product Families

processors in 2 and 4-socket servers, and 2-socket workstations. The processors covered are listed in the processor family datasheets listed in Table 1-1.

The components described in this document include:

- The processor thermal solution (heatsink) and associated retention hardware.
- The LGA2011-0 socket, the Independent Loading Mechanism (ILM) and back plate.

Figure 1-1. Platform Socket Stack

The goals of this document are:

- To assist board and system thermal mechanical designers.
- To assist designers and suppliers of processor heatsinks.

Thermal profiles and other processor specifications are provided in the appropriate processor Datasheet.
1.1 References

Material and concepts available in the following documents may be beneficial when reading this document.

Table 1-1. Reference Documents

<table>
<thead>
<tr>
<th>Document</th>
<th>Notes</th>
</tr>
</thead>
<tbody>
<tr>
<td>European Blue Angel Recycling Standards</td>
<td>1</td>
</tr>
<tr>
<td>Platform Environment Control Interface (PECI) Specification</td>
<td>4</td>
</tr>
<tr>
<td>Platform Digital Thermal Sensor (DTS) Based Thermal Specifications and Overview</td>
<td>4</td>
</tr>
<tr>
<td>Manufacturing With Intel Components Using Lead-Free Technology</td>
<td>3</td>
</tr>
<tr>
<td>Entry-level Electronics Bay Specification</td>
<td>2</td>
</tr>
<tr>
<td>Intel® Xeon® Processor E5-1600/2600/4600 v1 Product Families Datasheet - Volume One (326508)</td>
<td>3</td>
</tr>
<tr>
<td>Intel® Xeon® Processor E5-1600/2600/4600 v1 Product Families Datasheet - Volume Two (326509)</td>
<td>3</td>
</tr>
<tr>
<td>Intel® Xeon® Processor E5-1600 and E5-2600 v2 Product Families Datasheet - Volume One (329187)</td>
<td>3</td>
</tr>
<tr>
<td>Intel® Xeon® Processor E5-1600 and E5-2600 v2 Product Families Datasheet - Volume Two (329188)</td>
<td>3</td>
</tr>
<tr>
<td>Intel® Xeon® Processor E5-1600/2600/4600 v1 Product Families Specification Update (326510)</td>
<td>3</td>
</tr>
<tr>
<td>Intel® Xeon® Processor E5-1600 and E5-2600 v2 Product Families Specification Update (329189)</td>
<td>3</td>
</tr>
<tr>
<td>Intel® Xeon® Processor E5-1600/2600/4600 v1 and v2 Product Families – Thermal Model (326609)</td>
<td>3</td>
</tr>
<tr>
<td>Intel® Xeon® Processor E5-1600/2600/4600 v1 and E5-2600 v2 Product Families – Mechanical Model (329299)</td>
<td>3</td>
</tr>
</tbody>
</table>

Notes:
1. Available at http://www.blauer-engel.de  
2. Available at http://ssiforum.oaktree.com/  
4. Contact your Intel representative for the latest version.

1.2 Definition of Terms

Table 1-2. Terms and Descriptions (Sheet 1 of 2)

<table>
<thead>
<tr>
<th>Term</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>Bypass</td>
<td>Bypass is the area between a passive heatsink and any object that can act to form a duct. For this example, it can be expressed as a dimension away from the outside dimension of the fins to the nearest surface.</td>
</tr>
<tr>
<td>DTS</td>
<td>Digital Thermal Sensor reports a relative die temperature as an offset from TCC activation temperature.</td>
</tr>
<tr>
<td>FSC</td>
<td>Fan Speed Control</td>
</tr>
<tr>
<td>IHS</td>
<td>Integrated Heat Spreader: a component of the processor package used to enhance the thermal performance of the package. Component thermal solutions interface with the processor at the IHS surface.</td>
</tr>
<tr>
<td>Square ILM</td>
<td>Independent Loading Mechanism provides the force needed to seat the 2011-LGA package onto the socket contacts and has 80 × 80mm heatsink mounting hole pattern.</td>
</tr>
</tbody>
</table>
Introduction

Narrow ILM Independent Loading Mechanism provides the force needed to seat the 2011-LGA package onto the socket contacts and has 56 × 94mm heatsink mounting hole pattern.

LGA2011-0 socket The processor mates with the system board through this surface mount, 2011-contact socket for Intel® Xeon® Processor 5-1600/E5-2600/E5-4600 Product Families-based platform.

PECI The Platform Environment Control Interface (PECI) is a one-wire interface that provides a communication channel between Intel processor and chipset components to external monitoring devices.

ΨCA Case-to-ambient thermal characterization parameter (psi). A measure of thermal solution performance using total package power. Defined as \( \frac{(T_{CASE} - T_{LA})}{\text{Total Package Power}} \).

ΨCS Case-to-sink thermal characterization parameter. A measure of thermal interface material performance using total package power. Defined as \( \frac{(T_{CASE} - T_S)}{\text{Total Package Power}} \).

ΨSA Sink-to-ambient thermal characterization parameter. A measure of heatsink thermal performance using total package power. Defined as \( \frac{(T_S - T_{LA})}{\text{Total Package Power}} \).

TCASE The case temperature of the processor measured at the geometric center of the topside of the IHS.

TCASE_MAX The maximum case temperature as specified in a component specification.

TCC Thermal Control Circuit: Thermal monitor uses the TCC to reduce the die temperature by using clock modulation and/or operating frequency and input voltage adjustment when the die temperature is very near its operating limits.

TCONTROL TCONTROL is a static value below TCC activation used as a trigger point for fan speed control. When DTS > TCONTROL, the processor must comply to the thermal profile.

TDP Thermal Design Power: Thermal solution should be designed to dissipate this target power level. TDP is not the maximum power that the processor can dissipate.

Thermal Monitor A power reduction feature designed to decrease temperature after the processor has reached its maximum operating temperature.

Thermal Profile Line that defines case temperature specification of a processor at a given power level.

TIM Thermal Interface Material: The thermally conductive compound between the heatsink and the processor case. This material fills the air gaps and voids, and enhances the transfer of the heat from the processor case to the heatsink.

TLa The measured ambient temperature locally surrounding the processor. The ambient temperature should be measured just upstream of a passive heatsink or at the fan inlet for an active heatsink.

TSa The system ambient air temperature external to a system chassis. This temperature is usually measured at the chassis air inlets.

U A unit of measure used to define server rack spacing height. 1U is equal to 1.75 in, 2U equals 3.50 in, and so forth.
This section describes a surface mount, LGA (Land Grid Array) socket intended for the
processors in the Intel® Xeon® Processor E5-1600/2600/4600 v1 and v2 Product
Families-based platform. The socket provides I/O, power and ground contacts. The
socket contains 2011 contacts arrayed about a cavity in the center of the socket with
lead-free solder balls for surface mounting on the motherboard.

The socket has 2011 contacts. The LGA2011-0 socket is introducing a hexagonal area
array ball-out which provides many benefits:

- Socket contact density increased by 12% while maintaining 40 mil minimum via
  pitch requirements.
- Corresponding square pitch array’s would require a 38 mil via pitch for the same
  package size.

LGA2011-0 has 1.016 mm (40 mil) hexagonal pitch in a 58x43 grid array with 24x16
grid depopulation in the center of the array and selective depopulation elsewhere.

**Figure 2-1. Hexagonal Array in LGA2011-0**

**Table 2-1. LGA2011-0 Socket Attributes**

<table>
<thead>
<tr>
<th>Socket Attributes</th>
<th>Value</th>
</tr>
</thead>
<tbody>
<tr>
<td>Component Size</td>
<td>58.5 mm(L)X51 mm (W)</td>
</tr>
<tr>
<td>Pitch</td>
<td>1.016 mm (Hex Array)</td>
</tr>
<tr>
<td>Ball Count</td>
<td>2011</td>
</tr>
</tbody>
</table>

Contact wiping direction is 180 degrees as shown in Figure 2-2.
The socket must be compatible with the package (processor) and the Independent Loading Mechanism (ILM). The design includes a back plate which is integral to having a uniform load on the socket solder joints and the contacts. Socket loading specifications are listed in Chapter 4. Schematic for LGA2011-0 socket is shown in Figure 2-3. The seating plane is shown on the outer periphery of the socket.

Figure 2-2. Contact Wiping Direction

Figure 2-3. Schematic of LGA2011-0 Socket with Pick and Place Cover Removed
Figure 2-4. LGA2011-0 Socket Contact Numbering (Top View of Socket)
2.1 Contact/Land Mating Location

All socket contacts are designed such that the contact tip lands within the substrate pad boundary before any actuation load is applied and remain within the pad boundary at final installation, after actuation load is applied. The offset between LGA land center and solder ball center is defined in Figure 2-5.

Figure 2-5. Offset between LGA Land Center and Solder Ball Center

Note: All dimensions are in mm.

2.2 Board Layout

The land pattern for the LGA2011-0 socket is 40 mils hexagonal array. For CTF (Critical to Function) joints, the pad size will primarily be a circular Metal Defined (MD) pad and these pads should be designated as a Critical Dimension to the PCB vendors with a 17 mil ±1 mil tolerance. Some CTF pads will have a SMD Pad (20 x 17 mil). For additional pad configurations details including the NCTF (Non-Critical to Function) joints, see Section 2.3.

Note: There is no round-off (conversion) error between socket pitch (1.016 mm) and board pitch (40 mil) as these values are equivalent.
2.2.1 Suggested Silkscreen Marking for Socket Identification

Intel is recommending that customers mark the socket name approximately where shown in Figure 3-7. The final silkscreen location may vary with different motherboard designs, but should always be visible after ILM and component assembly.
2.3 Attachment to Motherboard

The socket is attached to the motherboard by 2011 solder balls. There are no additional external methods (that is, screw, extra solder, adhesive, and so forth) to attach the socket.

As indicated in Figure 2-9, the Independent Loading Mechanism (ILM) is not present during the attach (reflow) process.

2.4 Socket Components

The socket has two main components, the socket body and Pick and Place (PnP) cover, and is delivered as a single integral assembly. Refer to Appendix B for detailed drawings.

2.4.1 Socket Body Housing

The housing material is thermoplastic or equivalent with UL 94 V-0 flame rating capable of withstanding 260°C for 40 seconds (typical reflow/ rework). The socket coefficient of thermal expansion (in the XY plane), and creep properties, must be such that the integrity of the socket is maintained for the conditions listed in Chapter 6.

The color of the housing will be dark as compared to the solder balls to provide the contrast needed for pick and place vision systems.
2.4.2 Solder Balls

A total of 2011 solder balls corresponding to the contacts are on the bottom of the socket for surface mounting with the motherboard.

The socket has the following solder ball material:

- Lead free SAC305 (SnAgCu) solder alloy with a silver (Ag) content 3%, copper (Cu) 0.5%, tin (Sn) 96.5% and a melting temperature of approximately 217°C. The immersion silver (ImAg) motherboard surface finish and solder paste alloy must be compatible with the SAC alloy solder paste.

The co-planarity (profile) and true position requirements are defined in Appendix B.

2.4.3 Contacts

The base material for the contacts is high strength copper alloy.

For the area on socket contacts where processor lands will mate, there is a 0.381 μm [15 μinches] minimum gold plating over 1.27 μm [50 μinches] minimum nickel underplate.

No contamination by solder in the contact area is allowed during solder reflow.

2.4.4 Pick and Place Cover

The cover provides a planar surface for vacuum pick up used to place components in the Surface Mount Technology (SMT) manufacturing line. The cover remains on the socket during reflow to help prevent contamination during reflow. The cover can withstand 260°C for 40 seconds (typical reflow/ rework profile) and the conditions listed in Chapter 6 without degrading.
As indicated in Figure 2-9, the pick and place (PnP) cover remains on the socket during ILM installation. Once the ILM with its cover is installed, Intel is recommending the PnP cover be removed to help prevent damage to the socket contacts. To reduce the risk of bent contacts the PnP Cover and ILM Cover were designed to not be compatible. See Section 3.3 for additional information on ILM assembly to the board.

Cover retention must be sufficient to support the socket weight during lifting, translation, and placement (board manufacturing), and during board and system shipping and handling. Covers can be removed without tools.

The pick and place covers are designed to be interchangeable between socket suppliers.
2.4.5 **Socket Standoffs and Package Seating Plane**

Standoffs on the bottom of the socket base establish the minimum socket height after solder reflow and are specified in Appendix B.

Similarly, a seating plane on the topside of the socket establishes the minimum package height. See Section 4.2 for the calculated IHS height above the motherboard.

2.5 **Durability**

The socket must withstand 30 cycles of processor insertion and removal. The maximum part average and single pin resistances from Table 4-4 must be met when mated in the 1st and 30th cycles.

The socket Pick and Place cover must withstand 15 cycles of insertion and removal.

2.6 **Markings**

There are three markings on the socket:
- LGA2011-0: Font type is Helvetica Bold - minimum 6 point (2.125 mm).
- Manufacturer's insignia (font size at supplier's discretion).
- Lot identification code (allows traceability of manufacturing date and location).
All markings must withstand 260°C for 40 seconds (typical reflow/rework profile) without degrading, and must be visible after the socket is mounted on the motherboard.

LGA2011-0 and the manufacturer’s insignia are molded or laser marked on the side wall.

2.7 Component Insertion Forces

Any actuation must meet or exceed SEMI S8-95 Safety Guidelines for Ergonomics/Human Factors Engineering of Semiconductor Manufacturing Equipment, example Table R2-7 (Maximum Grip Forces). The socket must be designed so that it requires no force to insert the package into the socket.

2.8 Socket Size

Socket information needed for motherboard design is given in Appendix B.

This information should be used in conjunction with the reference motherboard keep-out drawings provided in Appendix A to ensure compatibility with the reference thermal mechanical components.
3 Independent Loading Mechanism (ILM)

The Independent Loading Mechanism (ILM) provides the force needed to seat the 2011-land LGA package onto the socket contacts. The ILM is physically separate from the socket body. The assembly of the ILM is expected to occur after attaching the socket to the board. The exact assembly location is dependent on manufacturing preference and test flow. See the Manufacturing Advantage Service (MAS) document for this platform for additional guidance.

The mechanical design of the ILM is a key contributor to the overall functionality of the LGA2011-0 socket. Intel performs detailed studies on integration of processor package, socket and ILM as a system. These studies directly impact the design of the ILM. The Intel reference ILM will be "built to print" from Intel controlled drawings. Intel recommends using the Intel Reference ILM. Custom non-Intel ILM designs do not benefit from Intel's detailed studies and may not incorporate critical design parameters.

There are two types of ILMs for socket LGA2011-0:

1. Square ILM - This ILM has 80x80 mm heatsink mounting hole pattern. Please refer to Section 3.1 for more details
2. Narrow ILM - This ILM has 56x94 mm heatsink mounting hole pattern. Please refer to Section 3.1 and Section 3.5 for common features with square ILM and specific features of narrow ILM.

Note: The ILM has two critical functions: deliver the force to seat the processor onto the socket contacts and distribute the resulting load evenly through the socket solder joints. Another purpose of ILM is to ensure electrical integrity/performance of the socket and package.

Note: This design will be “built to print” from Intel controlled drawings.
3.1 **Square ILM Design Concept**

The square ILM consists of two assemblies that will be procured as a set from the enabled vendors. These two components are the ILM assembly and back plate.

### 3.1.1 Square ILM Assembly Design Overview

**Figure 3-1. Square ILM Part Terminology**

The square ILM assembly consists of five major pieces as shown in Figure 3-1 and Figure 3-2, hinge lever, active lever, load plate, load frame, ILM cover and the captive fasteners. For clarity the ILM cover is not shown in this view.

**Note:** The ILM assembly also contains an ILM cover as described in Section 3.6.
Independent Loading Mechanism (ILM)

**Figure 3-2. Square ILM Assembly**

![Square ILM Assembly](image)

**Note:** For clarity, the ILM cover is not shown in Figure 3-2.

The hinge lever and active lever are designed to place equal force on both ends of the ILM load plate. The frame provides the hinge locations for the levers. The hinge lever connects the load plate to the frame. When closed, the load plate applies four point loads onto the IHS at the “finger” features shown in Figure 3-2. Four point loading contributes to minimizing package and socket warpage as compared to two point loading. The reaction force from closing the load plate is transmitted to the frame and through the captive fasteners to the back plate. Some of the load is passed through the socket body to the board inducing a slight compression on the solder joints.

**Table 3-1. Square ILM Assembly Component Thickness and Material**

<table>
<thead>
<tr>
<th>Component</th>
<th>Thickness (mm)</th>
<th>Material</th>
</tr>
</thead>
<tbody>
<tr>
<td>ILM Frame</td>
<td>1.5</td>
<td>301 Stainless Steel</td>
</tr>
<tr>
<td>ILM Loadplate</td>
<td>1.5</td>
<td>301 Stainless Steel</td>
</tr>
<tr>
<td>ILM Backplate</td>
<td>2.2</td>
<td>S50C Low Carbon Steel</td>
</tr>
</tbody>
</table>

**Figure 3-3** shows the attachment points of the thermal solution to the ILM frame and the ILM to the back plate. This attachment method requires four holes in the motherboard for the ILM and no additional holes for the thermal solution. Orientation of the ILM is controlled with a key on the socket body. Orientation of the thermal solution is an option with a key to the ILM.

**Note:** Some customer reference boards (CRB) have four additional outer holes in the board. These holes are legacy and are not required for the current ILM reference design.
3.2 ILM Features

These features are common to the square and narrow ILM:

- Allows for topside thermal solution attach to a rigid structure. This eliminates the motherboard thickness dependency from the mechanical stackup.
- Captive nuts clamp the ILM frame to the board, providing good clamping and hence reduced board bending leading to higher solder joint reliability.
- ILM levers provide an interlocking mechanism to ensure proper opening or closing sequence for the operator. This has been implemented in both square and narrow ILM.

3.2.1 ILM Closing sequence

When closing the ILM, the interlocking features are intended to prevent the hinge lever from being latched first. If an attempt is made to close the hinge lever first, the hinge lever end stop will prevent the user from latching the active lever, indicating something is done wrong. Text on the ILM cover indicates the proper order of operation. Please refer to Figure 3-4.
If hinge lever is pressed down first, it raises the load plate up at an angle higher than the active lever can make contact with, forcing a user to push it down. Also the hinge lever end stop will block the active lever from being able to be latched.

Figure 3-4. ILM Interlocking Feature
Independent Loading Mechanism (ILM)

**3.2.2 ILM Opening Sequence**

For the opening sequence, the goal is to always open the hinge lever first to prevent the loadplate from springing open. The only option is to release the hinge lever first. The hinge lever in a closed position will block the active lever from being unlatched. By opening hinge lever first, it creates clearance to open the active lever.
The ILM opening sequence is shown in Figure 3-6.
1. Open hinge lever
2. Open active lever

**Note:** The opening sequence is also marked on the ILM load plate

**Figure 3-7. Opening Sequence for ILM and Loadplate (cont.)**

3. Open the load plate by pushing down on the hinge lever Figure 3-7, this will cause the load plate tab to rise above the socket. Grasp the tab, only after it has risen away from the socket, open load plate to full open position.
**Note:** ILM cover not shown for clarity.

### 3.2.2.1 ILM Keying

This feature is incorporated in the square and narrow ILM. As indicated in Figure 3-8, the socket protrusion and ILM key features prevent 180-degree rotation of ILM assembly with respect to socket. This result in a specific orientation with respect to ILM active lever and pin 1 of the socket body.

**Figure 3-8. ILM Keying**

If the ILM is attempted to be installed 180° out of phase, the ILM frame will interfere with socket protrusion. ILM keying feature molded in socket body and corresponding ILM key feature in the frame.

### 3.2.3 ILM Back Plate Design Overview

The backplate design is common for square and narrow ILM. The back plate for dual processor server products consists of a flat steel back plate with threaded studs to attach to the ILM frame. A clearance hole is located at the center of the plate to allow access to test points and backside capacitors. Two additional cut-outs on the backplate provide clearance for backside voltage regulator components. An insulator is pre-applied by the vendor to the side with the threaded studs.

**Note:** The ILM Back Plate is designed to work with board thicknesses from 0.062 to 0.100 inches. If the board is outside of this range, the backplate will require modification.
3.3 ILM Assembly

The ILM assembly instructions are briefly outlined here. The ILM assembly instructions shown here are for illustration. For High Volume Manufacturing please refer to the appropriate platform Manufacturing Advantage Service document.

3.3.1 Manufacturing Assembly Flow

The assembly of the ILM to the socket is documented in the steps below and graphically in Figure 3-10.

![Figure 3-10. Assembling Socket, Back Plate and ILM onto the Motherboard](image)

**Note:** The steps in Figure 3-10 are for illustration only and may not show the most current revision of parts.

2. Assemble the back plate onto the bottom side of the board ensuring that all 4 studs protrude through the board.

3. Place the Independent Load Mechanism (ILM) with cover onto the board. The load plate should be unlatched. See Section 3.2.2.

4. Tighten the (4) Torx-20 screwed to 9 ±1 in-lb.

5. Lift the load plate to the open position and with the tool remove the PnP cover from the socket body.

6. Close the ILM and latch it per the instructions in Section 3.2.1.

### 3.4 Processor Installation

**Note:** For complete ILM assembly instructions please refer to the appropriate Manufacturing Advantage Service document.

The hinge lever can be locked down to keep it out of the way when removing the PnP cover and installing the processor (Figure 3-11). If the hinge lever is locked down when the ILM is open, then the load plate will be locked in the open position and less likely to fall closed if bumped.

Both the Square and Narrow ILM have a Pin 1 marking on the frame to help indicate proper package alignment (Figure 3-12).

**Figure 3-11. Optional Step: Lock down the Hinge Lever**
Figure 3-12. Pin 1 Markings on the ILM Frames

Figure 3-13. Package Insertion

Note: Figure 3-13 is for illustration only and may not show the most current revision of parts. A tool is available for the installation or removal of the processor. Please work with your local CQE for tool availability.

7. Hold processor along the right and left edges of the package to match socket finger cutouts (East - West edges). Make sure processor’s Pin1 indicator is aligned with Pin 1 indicator on the socket corner. Keeping the processor horizontal, lower it gently into the socket with a purely vertical motion. Verify the package is fully seated; package corners must be at the same height with respect to all four socket corners.
8. Carefully lower the ILM load plate on top of the processor,
9. Verify that Load-lever-cam is over the load-plate-tab; actuate Load lever with a smooth uniform motion and latch to the ILM (with thumb).
10. Close the Hinge lever with a smooth uniform motion and latch to the ILM.

3.5 Narrow ILM

3.5.1 Introduction

In addition to the square ILM discussed in Section 3.1, Intel is enabling a second sku of ILM referred to as the narrow ILM (Figure 3-15.) This second ILM is targeted for constrained layouts where the space available on either side of the LGA2011-0 socket requires narrow heatsink mount points.

Note: This alternate narrow ILM should only be used if space constraints on the board require it. The topside keepouts and restricted heatsink width associated with this design present increased challenges in routing, component placement, and thermals.

Note: This design will be “built to print” from Intel controlled drawings.
3.5.2 Comparison Between Square ILM and Narrow ILM

3.5.2.1 Part Comparison
The narrow ILM is a similar design to the square ILM and shares a majority of the parts. The only parts that are different in the narrow ILM are the ILM frame, hinge lever arm, and active lever arm.

3.5.2.2 Mechanical Requirements
The narrow ILM has the same mechanical requirements as the square ILM (refer to the LGA2011-0 Socket and ILM Electrical, Mechanical, and Environmental Specifications in this document.)

3.5.3 ILM Keepout Zones
ILM keepout zones (KOZ) refer to zones around the socket on the top and bottom of the board that must be kept clear of components to accommodate the ILM assembly and back plate. Appendix A, ”Mechanical Drawings” shows the different KOZ for both the square and the narrow ILM.

Note: The keepout zones only account for the mechanical clearance. It is up to the system/board architect to determine additional clearance required for finger and/or tool access.
Note: Some customer reference boards (CRB) have four additional outer holes in the board. These holes are legacy and are not required for the current ILM reference design and are thus not shown in the current KOZ.

3.6 ILM Cover

Intel has developed a cover that will snap on to the ILM for the LGA2011 socket family.

The ILM cover is intended to reduce the potential for socket contact damage from the operator / customer fingers being close to the socket contacts to remove or install the pick and place cover. By design the ILM cover and pick and place covers can not be installed simultaneously.

The ILM cover concept is shown in Figure 3-16.

This cover is intended to be used in place of the pick and place cover once the ILM is assembled to the board. The ILM will be offered with the ILM cover pre assembled as well as a discrete part.

ILM cover features:

- Pre-assembled by the ILM vendors to the ILM load plate. It will also be offered as a discrete component.
- The ILM cover will pop off if a processor is installed in the socket.
- ILM Cover can be installed while the ILM is open.
- Maintain inter-changeability between validated ILM vendors for LGA2011-0 socket.
- The ILM cover for the LGA2011-0 socket will have a flammability rating of V-0 per UL 60950-1.

Figure 3-16. ILM with Cover

Note: Intel recommends removing the Pick and Place cover (PnP) of the socket body in manufacturing as soon as possible at the time when ILM is being installed.
3.7 Heatsink to ILM interface

Heatsinks for processors in the LGA2011-0 socket attach directly to the ILM via M4 fasteners. Figure 3-17 shows the critical dimension features the thermal solution vendor must meet.

Figure 3-17. Heatsink to ILM Interface

Note: For IHS height above board see Table 4-1
4  LGA2011-0 Socket and ILM Electrical, Mechanical, and Environmental Specifications

This chapter describes the electrical, mechanical, and environmental specifications for the LGA2011-0 socket and the Independent Loading Mechanism.

4.1  Component Mass

Table 4-1.  Socket and Retention Component Mass

<table>
<thead>
<tr>
<th>Component</th>
<th>Mass</th>
</tr>
</thead>
<tbody>
<tr>
<td>Socket Body, Contacts and PnP Cover</td>
<td>251g</td>
</tr>
<tr>
<td>Square ILM Assembly</td>
<td>82g</td>
</tr>
<tr>
<td>Narrow ILM Assembly</td>
<td>79g</td>
</tr>
<tr>
<td>Backplate</td>
<td>84g</td>
</tr>
</tbody>
</table>

Note:
1. This is an approximate mass.

4.2  Package/Socket Stackup Height

Table 4-2 provides the stackup height of a processor in the 2011-0-land LGA package and LGA2011-0 socket with the ILM closed and the processor fully seated in the socket.

Table 4-2. 2011-0-land Package and LGA2011-0 Socket Stackup Height

<table>
<thead>
<tr>
<th>Integrated Stackup Height (mm)</th>
<th>8.014 ±0.34 mm</th>
</tr>
</thead>
<tbody>
<tr>
<td>From Top of Board to Top of IHS</td>
<td></td>
</tr>
</tbody>
</table>

Notes:
1. This data is provided for information only, and should be derived from: (a) the height of the socket seating plane above the motherboard after reflow, given in Appendix B, (b) the height of the package, from the package seating plane to the top of the IHS, and accounting for its nominal variation and tolerances that are given in the corresponding processor EDS listed in Table 1-1.
2. This value is a RSS calculation at 3 Sigma.

4.3  Loading Specifications

The socket will be tested against the conditions listed in Section 6 with heatsink and the ILM attached, under the loading conditions outlined in this chapter.

Table 4-3 provides load specifications for the LGA2011-0 socket with the ILM installed. The maximum limits should not be exceeded during heatsink assembly, shipping conditions, or standard use condition. Exceeding these limits during test may result in component failure. The socket body should not be used as a mechanical reference or load-bearing surface for thermal solutions.
Table 4-3. Socket and ILM Mechanical Specifications

<table>
<thead>
<tr>
<th>Parameter</th>
<th>Min</th>
<th>Max</th>
<th>Notes</th>
</tr>
</thead>
<tbody>
<tr>
<td>Static compressive load from ILM cover to processor IHS</td>
<td>445 N [100 lbf]</td>
<td>712 N [160 lbf]</td>
<td>3, 4, 7, 8</td>
</tr>
<tr>
<td>Heatsink Static Compressive Load BOL</td>
<td>222 N [50 lbf]</td>
<td>356 N [80 lbf]</td>
<td>1, 2, 3, 4, 8, 10</td>
</tr>
<tr>
<td>Heatsink Static Compressive Load EOL</td>
<td>178 N [40 lbf]</td>
<td>356 N [80 lbf]</td>
<td>1, 3, 4, 8, 9</td>
</tr>
<tr>
<td>Dynamic Load (with heatsink installed)</td>
<td>N/A</td>
<td>540 N [121 lbf]</td>
<td>1, 3, 5, 6, 8</td>
</tr>
<tr>
<td>Pick and Place Cover Insertion / Removal force</td>
<td>N/A</td>
<td>6.2 N [1.7 lbf]</td>
<td>8</td>
</tr>
<tr>
<td>Load Lever actuation force</td>
<td>N/A</td>
<td>31 N [7.0 lbf] in the vertical direction</td>
<td>8</td>
</tr>
<tr>
<td>Maximum heatsink mass</td>
<td>N/A</td>
<td>550g</td>
<td>11</td>
</tr>
</tbody>
</table>

Notes:
1. These specifications apply to uniform compressive loading in a direction perpendicular to the IHS top surface.
2. This is the minimum and maximum static force that can be applied by the heatsink and its retention solution to maintain the heatsink to IHS interface. This does not imply the Intel reference TIM is validated to these limits.
3. Loading limits are for the LGA2011-0 socket.
4. This minimum limit defines the compressive force required to electrically seat the processor onto the socket contacts.
5. Dynamic loading is defined as an 11 ms duration average load superimposed on the static load requirement.
6. Test condition used a heatsink mass of 550 gm [1.21 lb.] with 50 g acceleration measured at heatsink mass. The dynamic portion of this specification in the product application can have flexibility in specific values, but the ultimate product of mass times acceleration should not exceed this dynamic load.
7. Conditions must be satisfied at the beginning of life (BOL) and the loading system stiffness for non-reference designs need to meet a specific stiffness range to satisfy end of life loading requirements.
8. These loading values are preliminary and subjected to change.
9. End of Life (EOL) minimum heatsink static load. The methods and techniques to evaluate heat sink EOL load are included in Appendix F.
10. Beginning of Life (EOL) heat sink load. The methods and techniques to evaluate heat sink BOL load will be included in a later release of this document.
11. The maximum mass includes all components in the thermal solution. This mass limit is evaluated using the POR heatsink attached to a PCB.

4.4 Electrical Requirements

LGA2011-0 socket electrical requirements are measured from the socket-seating plane of the processor to the component side of the socket PCB to which it is attached. All specifications are maximum values (unless otherwise stated) for a single socket contact, but includes effects of adjacent contacts where indicated.
4.5 Environmental Requirements

Design, including materials, shall be consistent with the manufacture of units that meet the following environmental reference points.

The reliability targets in this chapter are based on the expected field use environment for these products. The test sequence for new sockets will be developed using the knowledge-based reliability evaluation methodology, which is acceleration factor dependent. A simplified process flow of this methodology can be seen in Figure 4-1.

A detailed description of this methodology can be found at:
5 Thermal Solutions

This section describes a 1U reference heatsink and design targets for 2U heatsinks.

5.1 Performance Targets

5.1.1 Performance Targets - Square ILM/Heatsink Application

Table 5-1, Table 5-2, and Table 5-3 provide boundary conditions and performance targets for 1U, 2U, and Tower heatsinks used in conjunction with the square ILM for 8 core/6 core and 4 core processors, respectively. These values are used to generate processor thermal specifications and to provide guidance for heatsink design.

All Boundary Conditions are specified at 35°C system ambient temperature and at sea level. Figure 5-1 shows $\Psi_{ca}$ and pressure drop for the 1U heatsink versus the airflow provided. Best-fit equations are provided to prevent errors associated with reading the graph.

Table 5-1. Intel® Xeon® Processor E5-1600/2600/4600 v1 Product Families, 8 Core/6 Core Processor Reference Thermal Boundary Conditions (Square ILM/HS)

<table>
<thead>
<tr>
<th>TDP</th>
<th>Heatsink Technology</th>
<th>$\Psi_{CA2}$ (°C/W)</th>
<th>$T_{LA1}$ (°C)</th>
<th>Airflow$^3$ (CFM)</th>
<th>Delta P inch of H$_2$O (Pa)</th>
<th>Heatsink Volumetric$^4$ (mm)</th>
</tr>
</thead>
<tbody>
<tr>
<td>150W (2S WS Only)</td>
<td>Cu Base, Al Fins (Cu-Al)/Heatpipe</td>
<td>0.208</td>
<td>35.2</td>
<td>21.8</td>
<td>0.120</td>
<td>100x100x124</td>
</tr>
<tr>
<td>135W(2U)</td>
<td>Cu Base, Al Fins (Cu-Al)/Heatpipe</td>
<td>0.179</td>
<td>47.4</td>
<td>26</td>
<td>0.140</td>
<td>91.5x91.5x64</td>
</tr>
<tr>
<td>130W (1S WS Only)</td>
<td>Cu Base, Al Fins (Cu-Al)/Heatpipe</td>
<td>0.192</td>
<td>39</td>
<td>2600 RPM</td>
<td>N/A</td>
<td>100x100x124</td>
</tr>
<tr>
<td>130W (1U)</td>
<td>Cu Base, Al Fins (Cu-Al)</td>
<td>0.243</td>
<td>53.3</td>
<td>16</td>
<td>0.406</td>
<td>91.5x91.5x25.5</td>
</tr>
<tr>
<td>115W(1U)</td>
<td>Cu Base, Al Fins (Cu-Al)</td>
<td>0.241</td>
<td>51.7</td>
<td>16</td>
<td>0.406</td>
<td>91.5x91.5x25.5</td>
</tr>
<tr>
<td>95W (1U)</td>
<td>Cu Base, Al Fins (Cu-Al)</td>
<td>0.241</td>
<td>49.5</td>
<td>16</td>
<td>0.406</td>
<td>91.5x91.5x25.5</td>
</tr>
<tr>
<td>70W (1U)</td>
<td>Cu Base, Al Fins (Cu-Al)</td>
<td>0.239</td>
<td>46.8</td>
<td>16</td>
<td>0.406</td>
<td>91.5x91.5x25.5</td>
</tr>
<tr>
<td>60W (1U)</td>
<td>Cu Base, Al Fins (Cu-Al)</td>
<td>0.239</td>
<td>45.7</td>
<td>16</td>
<td>0.406</td>
<td>91.5x91.5x25.5</td>
</tr>
</tbody>
</table>
### Table 5-2. Intel® Xeon® Processor E5-1600/2600/4600 v1 Product Families, 4 Core Processor Reference Thermal Boundary Conditions (Square ILM/HS)

<table>
<thead>
<tr>
<th>4 Core Processor</th>
<th>Heatsink Technology</th>
<th>$\psi_{CA}$ ($^\circ$C/W)</th>
<th>$T_{LA}$ ($^\circ$C)</th>
<th>Airflow (CFM)</th>
<th>Delta P (inch of H$_2$O)</th>
<th>Heatsink Volumetric (mm)</th>
</tr>
</thead>
<tbody>
<tr>
<td>130W (1S WS Only)</td>
<td>Cu Base, Al Fins (Cu-Al)/Heatpipe</td>
<td>0.210</td>
<td>39</td>
<td>2600 RPM</td>
<td>N/A</td>
<td>100x100x124</td>
</tr>
<tr>
<td>130W (2U)</td>
<td>Cu Base, Al Fins (Cu-Al)/Heatpipe</td>
<td>0.199</td>
<td>47.1</td>
<td>26</td>
<td>0.140</td>
<td>91.5x91.5x64</td>
</tr>
<tr>
<td>95W (1U)</td>
<td>Cu Base, Al Fins (Cu-Al)</td>
<td>0.261</td>
<td>49.5</td>
<td>16</td>
<td>0.406</td>
<td>91.5x91.5x25.5</td>
</tr>
<tr>
<td>80W (1U)</td>
<td>Cu Base, Al Fins (Cu-Al)</td>
<td>0.269</td>
<td>47.9</td>
<td>16</td>
<td>0.406</td>
<td>91.5x91.5x25.5</td>
</tr>
</tbody>
</table>

**Notes:**
1. Local ambient temperature of the air entering the heatsink.
2. Max target (mean + 3 sigma) for thermal characterization parameter (Section 5.3.2).
3. Airflow through the heatsink fins with zero bypass. Max target for pressure drop (dP) measured in inches H$_2$O.
4. Dimensions of heatsink do not include socket or processor.
5. General note: All heatsinks are Non-Direct Chassis Attach (DCA).

### Table 5-3. Intel® Xeon® Processor E5-1600/2600 v2 Product Families, Processor Reference Thermal Boundary Conditions (Square ILM/HS) (Sheet 1 of 2)

<table>
<thead>
<tr>
<th>Processor</th>
<th>Heatsink Technology</th>
<th>$\psi_{CA}$ ($^\circ$C/W)</th>
<th>$T_{LA}$ ($^\circ$C)</th>
<th>Airflow (CFM)</th>
<th>Delta P (inch of H$_2$O (Pa))</th>
<th>Heatsink Volumetric (mm)</th>
</tr>
</thead>
<tbody>
<tr>
<td>EP 12-core 130W (1U)</td>
<td>Cu Base, Al Fins (Cu-Al)</td>
<td>0.252</td>
<td>53.3</td>
<td>16</td>
<td>0.406</td>
<td>91.5x91.5x25.5</td>
</tr>
<tr>
<td>EP/EP 4S 12-core 115W (1U)</td>
<td>Cu Base, Al Fins (Cu-Al)</td>
<td>0.251</td>
<td>51.7</td>
<td>16</td>
<td>0.406</td>
<td>91.5x91.5x25.5</td>
</tr>
<tr>
<td>EP WS 8-core 150W</td>
<td>Cu Base, Al Fins (Cu-Al)/Heatpipe</td>
<td>0.236</td>
<td>35.2</td>
<td>21.8</td>
<td>0.120</td>
<td>100x100x124</td>
</tr>
<tr>
<td>EP/EP 4S 10-core 130W (1U)</td>
<td>Cu Base, Al Fins (Cu-Al)</td>
<td>0.265</td>
<td>53.4</td>
<td>16</td>
<td>0.406</td>
<td>91.5x91.5x25.5</td>
</tr>
<tr>
<td>EP 4S 8-core 130W (1U)</td>
<td>Cu Base, Al Fins (Cu-Al)</td>
<td>0.269</td>
<td>52.8</td>
<td>16</td>
<td>0.406</td>
<td>91.5x91.5x25.5</td>
</tr>
<tr>
<td>EP 8-core 130W (2U)</td>
<td>Cu Base, Al Fins (Cu-Al)/Heatpipe</td>
<td>0.207</td>
<td>47.1</td>
<td>26</td>
<td>0.140</td>
<td>91.5x91.5x64</td>
</tr>
<tr>
<td>EP 6-core 130W (2U)</td>
<td>Cu Base, Al Fins (Cu-Al)/Heatpipe</td>
<td>0.207</td>
<td>47.1</td>
<td>26</td>
<td>0.140</td>
<td>91.5x91.5x64</td>
</tr>
<tr>
<td>EP 10-core 115W (1U)</td>
<td>Cu Base, Al Fins (Cu-Al)</td>
<td>0.265</td>
<td>51.7</td>
<td>16</td>
<td>0.406</td>
<td>91.5x91.5x25.5</td>
</tr>
<tr>
<td>EP/EP 4S 10-core 95W (1U)</td>
<td>Cu Base, Al Fins (Cu-Al)</td>
<td>0.264</td>
<td>49.5</td>
<td>16</td>
<td>0.406</td>
<td>91.5x91.5x25.5</td>
</tr>
<tr>
<td>EP/EP 4S 8-core 95W (1U)</td>
<td>Cu Base, Al Fins (Cu-Al)</td>
<td>0.269</td>
<td>49.5</td>
<td>16</td>
<td>0.406</td>
<td>91.5x91.5x25.5</td>
</tr>
<tr>
<td>EP 10-core 70W (1U)</td>
<td>Cu Base, Al Fins (Cu-Al)</td>
<td>0.262</td>
<td>46.8</td>
<td>16</td>
<td>0.406</td>
<td>91.5x91.5x25.5</td>
</tr>
<tr>
<td>EP 1S WS 6-core 130W</td>
<td>Cu Base, Al Fins (Cu-Al)/Heatpipe</td>
<td>0.232</td>
<td>39.0</td>
<td>21.8</td>
<td>0.120</td>
<td>100x100x124</td>
</tr>
</tbody>
</table>
Table 5-3. Intel® Xeon® Processor E5-1600/2600 v2 Product Families, Processor Reference Thermal Boundary Conditions (Square ILM/HS) (Sheet 2 of 2)

<table>
<thead>
<tr>
<th>Processor</th>
<th>Heatsink Technology</th>
<th>$\Psi_{CA}^2$ (°C/W)</th>
<th>$T_{LA}^2$ (°C)</th>
<th>Airflow$^3$ (CFM)</th>
<th>Delta P inch of H$_2$O (Pa)</th>
<th>Heatsink Volumetric$^4$ (mm)</th>
</tr>
</thead>
<tbody>
<tr>
<td>EP 1S WS 4-core 130W</td>
<td>Cu Base, Al Fins (Cu-Al)/Heatpipe</td>
<td>0.234</td>
<td>39.0</td>
<td>21.8</td>
<td>0.120</td>
<td>100x100x124</td>
</tr>
<tr>
<td>EP 4-core 130W (2U)</td>
<td>Cu Base, Al Fins (Cu-Al)/Heatpipe</td>
<td>0.221</td>
<td>47.1</td>
<td>26</td>
<td>0.140</td>
<td>91.5x91.5x64</td>
</tr>
<tr>
<td>EP 4S 6-core 95W (1U)</td>
<td>Cu Base, Al Fins (Cu-Al)</td>
<td>0.283</td>
<td>49.5</td>
<td>16</td>
<td>0.406</td>
<td>91.5x91.5x25.5</td>
</tr>
<tr>
<td>EP 4S 4-core 95W (1U)</td>
<td>Cu Base, Al Fins (Cu-Al)</td>
<td>0.285</td>
<td>49.5</td>
<td>16</td>
<td>0.406</td>
<td>91.5x91.5x25.5</td>
</tr>
<tr>
<td>EP 6-core 80W (1U)</td>
<td>Cu Base, Al Fins (Cu-Al)</td>
<td>0.281</td>
<td>47.9</td>
<td>16</td>
<td>0.406</td>
<td>91.5x91.5x25.5</td>
</tr>
<tr>
<td>EP 4-core 80W</td>
<td>Cu Base, Al Fins (Cu-Al)</td>
<td>0.285</td>
<td>47.9</td>
<td>16</td>
<td>0.406</td>
<td>91.5x91.5x25.5</td>
</tr>
<tr>
<td>EP 6-core 60W</td>
<td>Cu Base, Al Fins (Cu-Al)</td>
<td>0.280</td>
<td>45.7</td>
<td>16</td>
<td>0.406</td>
<td>91.5x91.5x25.5</td>
</tr>
</tbody>
</table>

Notes:
1. Local ambient temperature of the air entering the heatsink.
2. Max target (mean + 3 sigma) for thermal characterization parameter (Section 5.3.2).
3. Airflow through the heatsink fins with zero bypass. Max target for pressure drop (dP) measured in inches H$_2$O.
4. Dimensions of heatsink do not include socket or processor.
5. General note: All heatsinks are Non-Direct Chassis Attach (DCA).
Figure 5-1. 2U Square Heatsink Performance Curves Using Socket-LGA2011-0 TTV

![Performance Curves Graph]

<table>
<thead>
<tr>
<th>Design Type</th>
<th>σ</th>
<th>α</th>
<th>β</th>
<th>γ</th>
<th>A</th>
<th>B</th>
<th>Airflow (CFM)</th>
</tr>
</thead>
<tbody>
<tr>
<td>1U Cu/Al</td>
<td>0.006</td>
<td>0.156</td>
<td>1.609</td>
<td>1.0366</td>
<td>2.41E-04</td>
<td>2.15E-02</td>
<td>16</td>
</tr>
<tr>
<td>2U Heatpipe</td>
<td>0.005</td>
<td>0.131</td>
<td>1.39</td>
<td>0.9862</td>
<td>6.91E-05</td>
<td>3.6E-03</td>
<td>26</td>
</tr>
</tbody>
</table>
Equation 5-1.

\[ \Psi_{ca} = 0.156 + 1.609^{\text{(CFM)}}^{-1.036} = 0.265^\circ\text{C/W} \]

Equation 5-2.

\[ \Delta P = 2.41E^{-4} \times (\text{CFM})^2 + 2.15E^{-2} \times (\text{CFM}) = 0.406 \text{ in H}_2\text{O @16 CFM} \]
5.1.2 Performance Targets - Narrow ILM/Heatsink Application

Table 5-5 and Table 5-6 provide boundary conditions and performance targets for 1U narrow heatsink used in conjunction with the narrow ILM for 8 core/6 core and 4 core processors respectively. These values are used to generate processor thermal specifications and to provide guidance for heatsink design.

All Boundary Conditions are specified at 35°C system ambient temperature and at sea level and Figure 5-3 shows $\Psi_{CA}$ and pressure drop for the 1U heatsink versus the airflow provided. Best-fit equations are provided to prevent errors associated with reading the graph.

Boundary Conditions added for the narrow ILM/heatsink reference design have no impact on the released thermal profiles/Tcase specifications. There is no change to the Tcase specification.

<table>
<thead>
<tr>
<th>Table 5-5. Intel® Xeon® Processor E5-1600/2600/4600 v1 Product Families, 8 Core/6 Core Processor Reference Thermal Boundary Conditions (Narrow ILM/HS)</th>
</tr>
</thead>
<tbody>
<tr>
<td>TDP</td>
</tr>
<tr>
<td>---</td>
</tr>
<tr>
<td>130W (1U)</td>
</tr>
<tr>
<td>95W (1U)</td>
</tr>
<tr>
<td>70W (1U)</td>
</tr>
<tr>
<td>60W (1U)</td>
</tr>
</tbody>
</table>

Table 5-6. Intel® Xeon® Processor E5-1600/2600/4600 v1 Product Families, 4 Core Processor Reference Thermal Boundary Conditions (Narrow ILM/HS)

<table>
<thead>
<tr>
<th>4 Core Processor</th>
<th>Heatsink Technology</th>
<th>$\Psi_{CA}$</th>
<th>$T_{LA}$</th>
<th>Airflow</th>
<th>Delta P</th>
<th>Heatsink Volumetric</th>
</tr>
</thead>
<tbody>
<tr>
<td>80W (1U)</td>
<td>Cu Base, Al Fins (Cu-Al)</td>
<td>0.325</td>
<td>43</td>
<td>14</td>
<td>0.347</td>
<td>70x106x25.5</td>
</tr>
</tbody>
</table>

Notes:
1. Local ambient temperature of the air entering the heatsink.
2. Max target (mean + 3 sigma) for thermal characterization parameter (Section 5.3.2).
3. Airflow through the heatsink fins with zero bypass. Max target for pressure drop (dp) measured in inches H2O.
4. Dimensions of heatsink do not include socket or processor.
5. General note: All heatsinks are Non-Direct Chassis Attach (DCA).
**Table 5-7. Intel® Xeon® Processor E5-1600/2600 v2 Product Families, Processor Reference Thermal Boundary Conditions (Narrow ILM/HS)**

<table>
<thead>
<tr>
<th>Processor</th>
<th>Heatsink Technology</th>
<th>$\Psi_{CA}^2$ (°C/W)</th>
<th>$T_{LA}$ (°C)</th>
<th>Airflow (CFM)</th>
<th>Delta P inch of H$_2$O (Pa)</th>
<th>Heatsink Volumetric (mm)</th>
</tr>
</thead>
<tbody>
<tr>
<td>12-core 130W (1U)</td>
<td>Cu Base, Al Fins (Cu-Al)</td>
<td>0.331</td>
<td>43</td>
<td>14</td>
<td>0.347</td>
<td>70x106x25.5</td>
</tr>
<tr>
<td>12-core 115W (1U)</td>
<td></td>
<td>0.322</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>10-core 130W (1U)</td>
<td></td>
<td>0.346</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>8-core 130W (1U)</td>
<td></td>
<td>0.352</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>10-core 115W (1U)</td>
<td></td>
<td>0.339</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>10-core 95W (1U)</td>
<td></td>
<td>0.337</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>8-core 95W (1U)</td>
<td></td>
<td>0.337</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>10-core 70W (1U)</td>
<td></td>
<td>0.329</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>6-core 95W (1U)</td>
<td></td>
<td>0.358</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>4-core 95W (1U)</td>
<td></td>
<td>0.358</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>6-core 80W (1U)</td>
<td></td>
<td>0.350</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>4-core 80W (1U)</td>
<td></td>
<td>0.350</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>6-core 60W (1U)</td>
<td></td>
<td>0.334</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

**Notes:**
1. Local ambient temperature of the air entering the heatsink.
2. Max target (mean + 3 sigma) for thermal characterization parameter (Section 5.3.2).
3. Airflow through the heatsink fins with zero bypass. Max target for pressure drop (dP) measured in inches H$_2$O.
4. Dimensions of heatsink do not include socket or processor.

General note: All heatsinks are Non-Direct Chassis Attach (DCA).
5.1.3 Reference Heatsink Assembly

The assembly process for the reference heatsink begins with application of PCM45F TIM to improve conduction from the IHS. The recommended TIM to ensure full coverage of the IHS is 35x35 mm square with a thickness of 0.25 mm.

Next, position the heatsink such that the heatsink fins are parallel to system airflow. While lowering the heatsink onto the IHS, align the four captive screws of the heatsink to the four threaded studs on the ILM frame.

---

**Figure 5-3. 1U Narrow Heatsink Performance Curves Using Socket-LGA2011-0 TTV**

![Graph showing performance curves for 1U narrow heatsink.](image)

**Table 5-8. Performance Curve Data**

<table>
<thead>
<tr>
<th>Design Type</th>
<th>( \sigma )</th>
<th>( \alpha )</th>
<th>( \beta )</th>
<th>( \gamma )</th>
<th>A</th>
<th>B</th>
<th>Airflow (CFM)</th>
</tr>
</thead>
<tbody>
<tr>
<td>1U Cu/Al</td>
<td>0.006</td>
<td>0.151</td>
<td>1.254</td>
<td>0.874</td>
<td>5.12E-04</td>
<td>1.76E-02</td>
<td>14</td>
</tr>
</tbody>
</table>

**Equation 5-3.**

\[
\Psi_{ca(\text{mean})} = \alpha + \beta x (\text{CFM})^{-\gamma}
\]

**Equation 5-4.**

\[
\Delta P = Ax (\text{CFM})^2 + Bx (\text{CFM})
\]
Using a #2 Phillips driver, torque the four captive screws to 9 inch-pounds ±1 inch-pound.

Fastener sequencing (starting the threads on all four screws before torquing), may mitigate against cross-threading.

Compliance to Board Keepout Zones in Appendix A is assumed for this assembly process.

Square ILM/Heatsink assembly shown below in Figure 5-4. Narrow ILM/Heatsink assembly shown below in Figure 5-5.

**Figure 5-4. Reference Square ILM/Heatsink Assembly**
5.2 Structural Considerations

Mass of the reference heatsink and the target mass for heatsinks does not exceed 550 g (Server segment).

From Table 4-3, the Dynamic Compressive Load of 540N[121 lbf] max allows for designs that exceed 550 g[1.21lb] as long as the dynamic load does not exceed 540N[121 lbf]. The Static Compressive Load (Table 4-3) should also be considered in dynamic assessments.

The heatsink limit of 550 g[1.21lb] and use of ILM Frame have eliminated the need for Direct Chassis Attach retention (as used with previous Intel® Xeon® processors using socket LGA771).

Placement of board-to-chassis mounting holes also impacts board deflection and resultant socket solder ball stress. Customers need to assess shock for their designs as their heatsink retention, heatsink mass and chassis mounting holes may vary.

5.3 Thermal Design Guidelines

Additional information regarding processor thermal features is contained in the appropriate datasheet.
5.3.1 Intel® Turbo Boost Technology

Intel® Turbo Boost Technology available on certain processor SKUs, opportunistically, and automatically, allows the processor to run faster than the marked frequency if the part is operating below its power, temperature and current limits.

Heatsink performance (lower $\Psi_{CA}$ as described in Section 5.3.2) is one of several factors that can impact the amount of Intel Turbo Boost Technology frequency benefit. Intel Turbo Boost Technology performance is also constrained by ICC, and VCC limits.

Increased IMON accuracy may provide more Intel Turbo Boost Technology benefit on TDP limited applications, as compared to lower $\Psi_{CA}$, as temperature is not typically the limiter for these workloads. *Voltage Regulator Module (VRM) and Enterprise Voltage Regulator-Down (EVRD) 12.0 Design Guidelines*

With Intel Turbo Boost Technology enabled, the processor may run more consistently at higher power levels (but still within TDP), and be more likely to operate above $T_{CONTROL}$, as compared to when Intel Turbo Boost Technology is disabled. This may result in higher acoustics.

5.3.2 Thermal Characterization Parameter

The case-to-local ambient Thermal Characterization Parameter ($\Psi_{CA}$) is defined by:

**Equation 5-5.**

\[
\Psi_{CA} = \frac{(T_{CASE} - T_{LA})}{TDP}
\]

Where:

- $T_{CASE}$ = Processor case temperature (°C). For $T_{CASE}$ specification see *Intel® Xeon® Processor E5-1600/E5-2600/E5-4600 Product Families External Design Specification (EDS) - Volume One*.
- $T_{LA}$ = Average ambient temperature entering the processor heat sink fin section (°C).
- $TDP$ = TDP (W) assumes all power dissipates through the integrated heat spreader. This inexact assumption is convenient for heatsink design. TTVs are often used to dissipate TDP.

**Equation 5-6.**

\[
\Psi_{CA} = \Psi_{CS} + \Psi_{SA}
\]

Where:

- $\Psi_{CS}$ = Thermal characterization parameter of the TIM (°C/W) is dependent on the thermal conductivity and thickness of the TIM.
- $\Psi_{SA}$ = Thermal characterization parameter from heatsink-to-local ambient (°C/W) is dependent on the thermal conductivity and geometry of the heatsink and dependent on the air velocity through the heatsink fins.

*Figure 5-6* illustrates the thermal characterization parameters.
5.3.3 Fan Speed Control

In server platforms, processors often share airflow provided by system fans with other system components such as chipset, memory and hard drives. As such, the thermal control features in chipset, memory and other components not covered in this document, should influence system fan speed control to reduce fan power consumption and help systems meet acoustic targets.

The addition of thermal sensors placed in the system (for example, on front panel or motherboard) to augment internal device sensors (for example, in processor, chipset and memory) will improve the ability to implement need-based fan speed control. The placement of system sensors in cooling zones, where each zone has dedicated fan(s), can improve the ability to tune fan speed control for optimal performance and/or acoustics.

System events such as fan or power supply failure, device events such as TCC Activation or THERMTRIP, and maintenance events such as hot swap time allowance, need to be comprehended to implement appropriate fan speed control to prevent undesirable performance or loss of data.

$T_{control}$ and its upper and lower limits defined by hysteresis, can be used to avoid fan speed oscillation and undesirable noise variations.

5.3.4 Thermal Features

More information regarding processor thermal features is contained in the appropriate datasheet.

5.3.4.1 $T_{CONTROL}$ and DTS Relationship

Improved acoustics and lower fan power can be achieved by understanding the $T_{CONTROL}$ and DTS relationship, and implementing fan speed control accordingly.
5.3.4.2 Sign Convention and Temperature Filtering

Digital Thermal Sensor (DTS) and Tcontrol are relative die temperatures offset below the Thermal Control Circuit (TCC) activation temperature. As such, negative sign conventions are understood. While DTS and Tcontrol are available over PECI and MSR, use of these values in fan speed control algorithms requires close attention to sign convention. See Table 5-10 for the sign convention of various sources.

Where a positive (+) sign convention is shown in Table 5-10, no sign bit is actually assigned, so writers of firmware code may mistakenly assign a positive sign convention in firmware equations. As appropriate, a negative sign should be introduced.

Where a negative (-) sign convention is shown in Table 5-10, a sign bit is assigned, so firmware code will read a negative sign convention in firmware equations, as desired.

DTS obtained thru MSR (PACKAGE_THERM_STATUS) is an instantaneous value. As such, temperature readings over short time intervals may vary considerably using this MSR. For this reason, DTS obtained thru PECI GetTemp() may be preferred since temperature filtering will provide the thermal trend.

5.3.5 Tcontrol Relief

Factory configured TCONTROL values are available in the appropriate Dear Customer Letter or may be extracted by issuing a Mailbox or an RDMSR instruction. See the appropriate datasheet for more information.

Due to increased thermal headroom based on thermal characterization on the latest processors, customers have the option to reduce TCONTROL to values lower than the factory configured values.

In some situations, use of TCONTROL Relief can reduce average fan power and improve acoustics. There are no plans to change Intel’s specification or the factory configured TCONTROL values on individual processors.

To implement this relief, customers must re-write code to set TCONTROL to the reduced values provided in the table below. Implementation is optional. Alternately, the factory configured TCONTROL values can still be used, or some value between factory configured and Relief. Regardless of TCONTROL values used, BIOS needs to identify the processor type.
Table 5-11. $T_{\text{CONTROL}}$ Relief for E5-1600/E5-2600/E5-4600 v1 Product Families

<table>
<thead>
<tr>
<th>TDP, # Core</th>
<th>$T_{\text{CONTROL}}$ Relief</th>
<th>Max Core Frequency</th>
<th>Factory Configured</th>
</tr>
</thead>
<tbody>
<tr>
<td>150W 8C</td>
<td>-6</td>
<td>3.10 GHz or Lower</td>
<td>-10</td>
</tr>
<tr>
<td>135W 8C</td>
<td>-6</td>
<td>2.90 GHz or lower</td>
<td>-10</td>
</tr>
<tr>
<td>130W 8C</td>
<td>NONE</td>
<td>-6</td>
<td></td>
</tr>
<tr>
<td>130W 6C</td>
<td>NONE</td>
<td>-6</td>
<td></td>
</tr>
<tr>
<td>130W 8C, 1S</td>
<td>-6</td>
<td>3.30 GHz or lower</td>
<td>-10</td>
</tr>
<tr>
<td>115W 8C</td>
<td>-6</td>
<td>2.60 GHz or lower</td>
<td>-10</td>
</tr>
<tr>
<td>95W 8C</td>
<td>-6</td>
<td>2.40 GHz or lower</td>
<td>-10</td>
</tr>
<tr>
<td>95W 6C</td>
<td>-6</td>
<td>2.50 GHz or lower</td>
<td>-10</td>
</tr>
<tr>
<td>70W 8C</td>
<td>-6</td>
<td>1.80 GHz or lower</td>
<td>-10</td>
</tr>
<tr>
<td>60W 6C</td>
<td>-6</td>
<td>2.00 GHz or lower</td>
<td>-10</td>
</tr>
<tr>
<td>130W 4C, 1S</td>
<td>NONE</td>
<td>3.60 GHz</td>
<td>-18</td>
</tr>
<tr>
<td>130W 4C</td>
<td>-6</td>
<td>3.00 GHz or lower</td>
<td>-10</td>
</tr>
<tr>
<td>130W 4C</td>
<td>-6</td>
<td>3.30 GHz or lower</td>
<td>-8</td>
</tr>
<tr>
<td>95W 4C, 4S</td>
<td>-6</td>
<td>2.00 GHz or lower</td>
<td>-10</td>
</tr>
<tr>
<td>80W 4C</td>
<td>-6</td>
<td>2.40 GHz or lower</td>
<td>-10</td>
</tr>
<tr>
<td>80W 2C</td>
<td>-6</td>
<td>3.00 GHz or lower</td>
<td>-10</td>
</tr>
</tbody>
</table>

Notes:
1. Unless otherwise specified, Relief values apply to 2-socket and 4-socket SKUs. 1S = 1-socket, 4S = 4-socket.
2. Relief values do not apply to Embedded (NEBS) SKUs.

Implementation of $T_{\text{CONTROL}}$ Relief above maintains Intel standards of reliability (based on modeling of the Intel Reference Design). Thermal Profile still applies. If PECI $\geq T_{\text{CONTROL}}$ Relief, then the temperature must meet the $T_{\text{CASE}}$ or the DTS based Thermal Profile.

In some cases, use of Tcontrol Relief as the trigger point for fan speed control may result in excessive TCC activation. To avoid this, the adjusted trigger point for fan speed control (FSC) is defined as:

$$T_{\text{control FSC}} = -T_{\text{CONTROL}} + T_{\text{control offset}}$$

$T_{\text{control offset}}$ must be chosen such that $T_{\text{control FSC}} < T_{\text{control Relief}}$. As such, $T_{\text{control FSC}}$ is an earlier trigger point for fan speed control, as compared to Tcontrol Relief, and can be interpreted as overcooling. When overcooling to $T_{\text{CONTROL}}$, margin as defined in Section 5.5.3 and Section 5.5.6 can be ignored. As compared to cooling to Tcontrol Relief, overcooling to $T_{\text{CONTROL}}$:

- May increase frequency benefit from Intel Turbo Boost Technology as defined in Section 5.3.1.
- Will increase acoustics
- May result in lower wall power

Customers must characterize a $T_{\text{control offset}}$ value for their system to meet their goals for frequency, acoustics and wall power.
For E5-1600/E5-2600/E5-4600 v2 Product Families, Tcontrol_offset is programmable in the processor. For more information, see the *Digital Thermal Sensor (DTS) Based Thermal Specifications and Overview*.

### 5.3.6 Short Duration TCC Activation and Catastrophic Thermal Management for Intel® Xeon® Processor E5-1600/2600 / 4600 v1 and v2 Product Families

Systems designed to meet thermal capacity may encounter short durations of throttling, also known as TCC activation, especially when running nonsteady processor stress applications. This is acceptable and is functionally within the intended temperature control parameters of the processor. Such short duration TCC activation is not expected to provide noticeable reductions in application performance, and is typically within the normal range of processor to processor performance variation. Normal amounts of TCC activation occur at PECI values less than -0.25. Such occurrences may cause utilities or operating systems to issue error logs.

PECI = -0.25 indicates a catastrophic thermal failure condition in all studies conducted. As such, to help prevent loss of data, a soft shutdown can be initiated at PECI = -0.25. Since customer designs, boundary conditions, and failure scenarios differ, this guidance should be tested in the customer’s system to prevent loss of data during shutdown. PECI command GetTemp() can be used to obtain non-integer PECI values. Similar guidance is expected to be available for Intel® Xeon® Processor E5-1600/E5-2600/E5-4600 Product Family v2 processors.

### 5.4 Absolute Processor Temperature and Thermal Excursion

Intel does not test any third party software that reports absolute processor temperature. As such, Intel cannot recommend the use of software that claims this capability. Since there is part-to-part variation in the TCC (thermal control circuit) activation temperature, use of software that reports absolute temperature can be misleading.

See the appropriate External Design Specification (EDS) for details regarding use of TEMPERATURE_TARGET register to determine the minimum absolute temperature at which the TCC will be activated and PROCHOT# will be asserted.

Under fan failure or other anomalous thermal excursions, Tcase may exceed the thermal profile for a duration totaling less than 360 hours per year without affecting long term reliability (life) of the processor. For more typical thermal excursions, Thermal Monitor is expected to control the processor power level as long as conditions do not allow the Tcase to exceed the temperature at which Thermal Control Circuit (TCC) activation initially occurred. Under more severe anomalous thermal excursions when the processor temperature cannot be controlled at or below this Tcase level by TCC activation, then data integrity is not assured. At some higher threshold, THERMTRIP_N will enable a shut down in an attempt to prevent permanent damage to the processor. Thermal Test Vehicle (TTV) may be used to check anomalous thermal excursion compliance by ensuring that the processor Tcase value, as measured on the TTV, does not exceed Tcase_max at the anomalous power level for the environmental condition of interest. This anomalous power level is equal to 75% of the Thermal Design Power (TDP) limit.
This guidance can be applied to 150W, 135W, 130W, 115W, 95W, 80W, 70W, 60W Standard or Basic SKUs in the Intel® Xeon® processor E5-1600/E5-2600/E5-4600 v1 product families. Similar guidance is expected to be available for E5-1600/E5-2600/E5-4600 v2 product families.

5.5 DTS Based Thermal Specification

Note: This section only applies to Intel® Xeon® Processor E5-1600/2600/4600 v1 Product Families.

5.5.1 Implementation

Processor heatsink design must still comply with the Tcase based thermal profile provided in section 5.1 of the Intel® Xeon® Processor E5-1600/E5-2600/E5-4600 v1 Product Families Datasheet - Volume One. Heatsink design compliance can be determined with thermocouple and TTV as with previous processors.

The heat sink is sized to comply with the Tcase based thermal profile. Customers have an option to either follow processor based Tcase spec or follow the DTS based thermal specification. In some situations, implementation of DTS based thermal specification can reduce average fan power and improve acoustics as compared to the Tcase based thermal profile.

When all cores are active, a properly sized heatsink will be able to meet the DTS based thermal specification. When all cores are not active or when Intel Turbo Boost Technology is active, attempting to comply with the DTS based thermal specification may drive system fans to increased speed. In such situations, the T\text{CASE} temperature will be below the T\text{CASE} based thermal profile by design.

5.5.2 Considerations for Intel® Xeon® Processor E5-1600/E5-2600/E5-4600 v2 Product Family Processors

The Intel® Xeon® Processor E5-1600/E5-2600/E5-4600 v2 Product Family processor will have new capabilities as compared to the Intel Xeon Processor E5-1600/E5-2600/E5-4600 v1 Product Family. For example, the v2 processor has a new Package Configuration Space (PCS) command to read margin (M) from the processor: RdPkgConfig(), Index 10. For the Intel Xeon Processor E5-1600/E5-2600/E5-4600 Product Family v1, margin (M) must be calculated in firmware. In the following sections, implementation details specified for the Intel Xeon Processor E5-1600/E5-2600/E5-4600 v1 Product Family can also be used for the Intel® Xeon® Processor E5-1600/E5-2600/E5-4600 v2 Product Family processor.

For more information regarding the differences between the Intel® Xeon® Processor E5-1600/E5-2600/E5-4600 v1 Product Family and the Intel® Xeon® Processor E5-1600/E5-2600/E5-4600 v2 Product Family see the Platform Digital Thermal Sensor (DTS) Based Thermal Specifications and Overview.

5.5.3 DTS Based Thermal Profile, T\text{control} and Margin for the Intel Xeon Processor E5-1600/E5-2600/E5-4600 v1 Product Family

Calculation of the DTS based thermal specification is based on both T\text{control} and the DTS Based Thermal Profile (T\text{DTS}):

\[
T_{\text{DTS}} = \min[T_{\text{LA}} + \psi_{pa} * P * F, \text{TEMPERATURE\_TARGET}\{23:16\} - \text{Tcc\_Offset}]\]
Where $T_L$ and $\Psi_p$ are the intercept and slope terms from the $T_{DTS}$ equations in section 5.1 of the Intel® Xeon® Processor E5-1600/E5-2600/E5-4600 v1 Product Families Datasheet - Volume One. To implement the DTS based thermal specification, these equations must be programmed in firmware. Since the equations differ with processor SKU, SKUs can be identified by TDP, Core Count, and a profile identifier (CSR bits). For associated commands, see Platform Digital Thermal Sensor (DTS) Based Thermal Specifications and Overview.

Power ($P$) is calculated in Section 5.5.4. As power dynamically changes, the specification also changes, so power and $T_{DTS}$ calculations are recommended every 1 second.

Correction factor ($F$) compensates for the error in power monitoring. The current estimate for $F$ is 0.95.

The $T_{control}$ portion of the DTS based thermal specification is a one time calculation:

$$T_{control\_spec} = TEMPERATURE\_TARGET[23:16] - T_{control} + T_{control\_offset}$$

$T_{control}$ is defined in Section 5.3.3. $T_{control\_offset}$ is defined in Section 5.3.5.

The final DTS based thermal specification is the maximum of both:

$$T_{DTS\_max} = \max[T_{control\_spec}, T_{DTS}]$$

The margin ($M$) between the actual die temperature and the DTS based thermal specification is used in the fan speed control algorithm. When $M < 0$, increase fan speed. When $M > 0$, fan speed may decrease.

$$M = T_{DTS\_max} - T_{sensor}$$

OR

$$M = T_{DTS\_ave} - T_{sensor}$$

$T_{sensor}$ represents the absolute temperature of the processor as power changes:

$$T_{sensor} = TEMPERATURE\_TARGET[23:16] + DTS$$

$T_{DTS\_ave}$ is defined in Section 5.5.5.

$TEMPERATURE\_TARGET[23:16]$, the temperature at which the processor thermal control circuit activates, is a one time PECI readout: RdPkgConfig(), Temperature Target Read, 23:16.

$DTS$, the relative temperature from thermal control circuit activation, is negative by definition, and changes instantaneously. $DTS$ command info is given in Section 5.3.3.

5.5.4 Power Calculation for the Intel Xeon Processor E5-1600/E5-2600/E5-4600 v1 Product Family

To implement DTS based thermal specification, average power over time must be calculated:

$$P = (E2 - E1) / (t2 - t1)$$

Where:

$t1$ = time stamp 1
$t2$ = time stamp 2
$E1$ = Energy readout at time $t1$
$E2$ = Energy readout at time $t2$
The recommended time interval between energy readings is 1 second. This helps ensure the power calculation is accurate by making the error between time stamps small as compared to the duration between time stamps.

For details regarding energy readings, see Platform Digital Thermal Sensor (DTS) Based Thermal Specifications and Overview.

### 5.5.5 Averaging the DTS Based Thermal Specification for the Intel Xeon E5-1400/E5-2600/E5-4600 v1 Product Family

Averaging the DTS Based Thermal Specification helps keep the rate of change of the temperature specification on the same scale as the actual processor temperature, and helps avoid rapid changes in fan speed when power changes rapidly.

An exponential average of the specification can be calculated using a two time constant model:

\[
\begin{align*}
TDTS_f &= \alpha_f \times \Delta t \times TDTS_{\text{max}} + TDTS_{\text{f,previous}} \times (1 - \alpha_f \times \Delta t) \\
TDTS_s &= \alpha_s \times \Delta t \times TDTS_{\text{max}} + TDTS_{\text{s,previous}} \times (1 - \alpha_s \times \Delta t) \\
TDTS_{\text{ave}} &= C \times TDTS_f \times (1-C) \times TDTS_s \\
\end{align*}
\]

Where:

- \(TDTS_{\text{max}}\) is the instantaneous spec
- \(TDTS_f\) and \(TDTS_s\) are the fast and slow time averages
- \(TDTS_{\text{ave}}\) is the final two time constant average specification
- \(\alpha_f\) and \(\alpha_s\) are the time constant coefficients
- \(C\) is a scale factor
- \(\Delta t\) is the scan rate and is recommended to be approximately 1 second

Table 5-12 below shows the initial coefficients recommended for averaging. These values may change per processor SKU. Customers should tune these coefficients based on their thermal solutions.

<table>
<thead>
<tr>
<th>Heatsink Performance</th>
<th>(\alpha_f) (1/s)</th>
<th>(\alpha_s) (1/s)</th>
<th>C</th>
<th>Comment</th>
</tr>
</thead>
<tbody>
<tr>
<td>Low</td>
<td>1.0</td>
<td>0.04</td>
<td>0.30</td>
<td>Based on typical processor</td>
</tr>
<tr>
<td>Medium</td>
<td>1.0</td>
<td>0.07</td>
<td>0.30</td>
<td>Based on typical processor</td>
</tr>
<tr>
<td>High</td>
<td>1.0</td>
<td>0.10</td>
<td>0.40</td>
<td>Based on typical processor</td>
</tr>
</tbody>
</table>

### 5.5.6 Capabilities for the Intel® Xeon® Processor E5-1600/E5-2600/E5-4600 v2 Product Family

For Intel® Xeon® Processor E5-1600/E5-2600/E5-4600 v2 Product Family, the intercept and slope terms from the \(T_{DTS}\) equations \((T_{LA}, \Psi_{PA})\), as defined in Section 5.5.3, are stored in the processor. This allows margin (M) to be reported by the processor. The PECI command for margin (M) will be RdPkgConfig(), Index 10.

- \(M < 0\); gap to spec, fan speed must increase
- \(M > 0\); margin to spec, fan speed may decrease

Use of RdPkgConfig(), Index 10 with the Intel Xeon E5-1600/E5-2600/E5-4600 v1 Product Family will return an illegal command.
For Intel® Xeon® Processor E5-1600/E5-2600/E5-4600 Product Family v2, coefficients (α_f, α_s), scale factor (C), and correction factor (F) will be factory configured.
6 Quality and Reliability Requirements

6.1 Use Conditions

Intel evaluates reliability performance based on the use conditions (operating environment) of the end product by using acceleration models.

The use condition environment definitions provided in Table 6-1 and Table 6-2 are based on speculative use condition assumptions, and are provided as examples only.

Based on the system enabling boundary condition, the solder ball temperature can vary and needs to be comprehended for reliability assessment.

Table 6-1. Server Use Conditions Environment (System Level)

<table>
<thead>
<tr>
<th>Use Environment</th>
<th>Speculative Stress Condition</th>
<th>Example Use Condition</th>
<th>Example 7-Yr Stress Equiv.</th>
<th>Example 10-Yr Stress Equiv.</th>
</tr>
</thead>
<tbody>
<tr>
<td>Slow small internal gradient changes due to external ambient (temperature cycle or externally heated) Fast, large gradient on/off to max operating temp. (power cycle or internally heated including power save features)</td>
<td>Temperature Cycle (\Delta T = 35 - 44^\circ\text{C}) (solder joint)</td>
<td>550-930 cycles Temp Cycle (-25°C to 100°C)</td>
<td>780-1345 cycles Temp Cycle (-25°C to 100°C)</td>
<td></td>
</tr>
<tr>
<td>High ambient moisture during low-power state (operating voltage)</td>
<td>THB/HAST T = 25 – 30°C 85%RH (ambient)</td>
<td>110-220 hrs at 110°C 85%RH</td>
<td>145-240 hrs at 110°C 85%RH</td>
<td></td>
</tr>
<tr>
<td>High Operating temperature and short duration high temperature exposures</td>
<td>Bake T = 95 - 105°C (contact)</td>
<td>700 – 2500 hrs at 125°C</td>
<td>800 – 3300 hrs at 125°C</td>
<td></td>
</tr>
</tbody>
</table>
6.2 Intel Reference Component Validation

Intel tests reference components individually and as an assembly on mechanical test boards and assesses performance to the envelopes specified in previous sections by varying boundary conditions.

While component validation shows a reference design is tenable for a limited range of conditions, customers need to assess their specific boundary conditions and perform reliability testing based on their use conditions.

Intel reference components are also used in board functional tests to assess performance for specific conditions.

6.2.1 Board Functional Test Sequence

Each test sequence should start with components (baseboard, heatsink assembly, and so on) that have not been previously submitted to any reliability testing.

Prior to the mechanical shock & vibration test, the units under test should be preconditioned for 72 hours at 45°C. The purpose is to account for load relaxation during burn-in stage.

The test sequence should always start with a visual inspection after assembly, and BIOS/Processor/memory test. The stress test should be then followed by a visual inspection and then BIOS/processor/memory test.
6.2.2 Post-Test Pass Criteria Examples

The post-test pass criteria examples are:

1. No significant physical damage to the heatsink and retention hardware.
2. Heatsink remains seated and its bottom remains mated flat against the IHS surface. No visible gap between the heatsink base and processor IHS. No visible tilt of the heatsink with respect to the retention hardware.
3. No signs of physical damage on baseboard surface due to impact of heatsink.
4. No visible physical damage to the processor package.
5. Successful BIOS/Processor/memory test of post-test samples.
6. Thermal compliance testing to demonstrate that the case temperature specification can be met.

6.2.3 Recommended BIOS/Processor/Memory Test Procedures

This test is to ensure proper operation of the product before and after environmental stresses, with the thermal mechanical enabling components assembled. The test shall be conducted on a fully operational baseboard that has not been exposed to any battery of tests prior to the test being considered.

Testing setup should include the following components, properly assembled and/or connected:

- Appropriate system baseboard.
- Processor and memory.
- All enabling components, including socket and thermal solution parts.

The pass criterion is that the system under test shall successfully complete the checking of BIOS, basic processor functions and memory, without any errors. Intel PC Diags is an example of software that can be utilized for this test.

6.3 Material and Recycling Requirements

Material shall be resistant to fungal growth. Examples of non-resistant materials include cellulose materials, animal and vegetable based adhesives, grease, oils, and many hydrocarbons. Synthetic materials such as PVC formulations, certain polyurethane compositions (for example, polyester and some polyethers), plastics which contain organic fillers of laminating materials, paints, and varnishes also are susceptible to fungal growth. If materials are not fungal growth resistant, then MIL-STD-810E, Method 508.4 must be performed to determine material performance. Cadmium shall not be used in the painting or plating of the socket. CFCs and HFCs shall not be used in manufacturing the socket.

Any plastic component exceeding 25 gm should be recyclable per the European Blue Angel recycling standards.

Supplier is responsible for complying with industry standards regarding environmental care as well as with the specific standards required per Supplier’s region. More specifically, Supplier is responsible for compliance with the European regulations related to restrictions on the use of Lead and Bromine containing flame-retardants. Legislation varies by geography, European Union (RoHS/WEEE), China, California, and so forth.

The following definitions apply to the use of the terms lead-free, Pb-free, and RoHS compliant.
**Halogen flame retardant free (HFR-Free) PCB:** In future revisions of this document, Intel will be providing guidance on the mechanical impact to using a HFR-free laminate in the PCB. This will be limited to workstations.

**Lead-free and Pb-free:** Lead has not been intentionally added, but lead may still exist as an impurity below 1000 ppm.

**RoHS compliant:** Lead and other materials banned in RoHS Directive are either (1) below all applicable substance thresholds as proposed by the EU or (2) an approved/pending exemption applies.

*Note:* RoHS implementation details are not fully defined and may change.
Table A-1 lists the Mechanical drawings included in this appendix.

<table>
<thead>
<tr>
<th>Description</th>
<th>Figure</th>
</tr>
</thead>
<tbody>
<tr>
<td>Square ILM Board Keepouts 1 of 4</td>
<td>Figure A-1</td>
</tr>
<tr>
<td>Square ILM Board Keepouts 2 of 4</td>
<td>Figure A-2</td>
</tr>
<tr>
<td>Square ILM Board Keepouts 3 of 4</td>
<td>Figure A-3</td>
</tr>
<tr>
<td>Square ILM Board Keepouts 4 of 4</td>
<td>Figure A-4</td>
</tr>
<tr>
<td>Narrow ILM Board Keepouts 1 of 4</td>
<td>Figure A-5</td>
</tr>
<tr>
<td>Narrow ILM Board Keepouts 2 of 4</td>
<td>Figure A-6</td>
</tr>
<tr>
<td>Narrow ILM Board Keepouts 3 of 4</td>
<td>Figure A-7</td>
</tr>
<tr>
<td>Narrow ILM Board Keepouts 4 of 4</td>
<td>Figure A-8</td>
</tr>
<tr>
<td>2U Square Heatsink Assembly Without TIM 1 of 2</td>
<td>Figure A-9</td>
</tr>
<tr>
<td>2U Square Heatsink Assembly Without TIM 2 of 2</td>
<td>Figure A-10</td>
</tr>
<tr>
<td>2U Square Heatsink Volumetric 1 of 2</td>
<td>Figure A-11</td>
</tr>
<tr>
<td>2U Square Heatsink Volumetric 2 of 2</td>
<td>Figure A-12</td>
</tr>
<tr>
<td>Heatsink Screw M4x0.7</td>
<td>Figure A-13</td>
</tr>
<tr>
<td>Heatsink Compression Spring</td>
<td>Figure A-14</td>
</tr>
<tr>
<td>Heatsink Retaining Ring</td>
<td>Figure A-15</td>
</tr>
<tr>
<td>Heatsink Delrin Spacer</td>
<td>Figure A-16</td>
</tr>
<tr>
<td>1U Square Heatsink Assembly 1 of 2</td>
<td>Figure A-17</td>
</tr>
<tr>
<td>1U Square Heatsink Assembly 2 of 2</td>
<td>Figure A-18</td>
</tr>
<tr>
<td>1U Square Heatsink Geometry 1 of 2</td>
<td>Figure A-19</td>
</tr>
<tr>
<td>1U Square Heatsink Geometry 2 of 2</td>
<td>Figure A-20</td>
</tr>
<tr>
<td>Heatsink Cup For Spring Retention</td>
<td>Figure A-21</td>
</tr>
<tr>
<td>1U Narrow Heatsink Assembly 1 of 2</td>
<td>Figure A-22</td>
</tr>
<tr>
<td>1U Narrow Heatsink Assembly 2 of 2</td>
<td>Figure A-23</td>
</tr>
<tr>
<td>1U Narrow Heatsink Geometry 1 of 2</td>
<td>Figure A-24</td>
</tr>
<tr>
<td>1U Narrow Heatsink Geometry 2 of 2</td>
<td>Figure A-25</td>
</tr>
</tbody>
</table>
Figure A-1. Square ILM Board Keepouts 1 of 4
Figure A-2. Square ILM Board Keepouts 2 of 4
Figure A-3. Square ILM Board Keepouts 3 of 4

AS VIEWED FROM SECONDARY SIDE OF MAINBOARD

LEGEND, SHEET 3 ONLY

ZONE 8:
NO COMPONENT PLACEMENT, STIFFENING PLATE CONTACT AREA

ZONE 9:
1.8 MM MAX COMPONENT HEIGHT FOR SSI BLADES CONFIGURATION

* ALL OTHER FORM FACTORS DEPENDENT ON SYSTEM CONSTRAINTS.

ZONE 10:
NO COMPONENT PLACEMENT & NO ROUTE ZONE
Figure A-4. Square ILM Board Keepouts 4 of 4
Figure A-6. Narrow ILM Board Keepouts 2 of 4
Figure A-7. Narrow ILM Board Keepouts 3 of 4
Figure A-8. Narrow ILM Board Keepouts 4 of 4
Figure A-11. 2U Square Heatsink Volumetric 1 of 2
Figure A-12. 2U Square Heatsink Volumetric 2 of 2

This drawing contains Intel Corporation confidential information. It is disclosed in confidence and its contents may not be disclosed, reproduced, displayed or modified, without the prior written consent of Intel Corporation.
Figure A-13. Heatsink Screw M4x0.7

DIMENSIONS ARE IN MILLIMETERS
TOLERANCES:
.X # .5
.XX # 0.25
.XXX # 0.127

THIRD ANGLE PROJECTION

INTERPRET DIMENSIONS AND TOLERANCES IN ACCORDANCE WITH ASME Y14.5-1994

NOTES:
1. THIS DRAWING TO BE USED IN CONJUNCTION WITH SUPPLIED 3D DATABASE. ALL DIMENSIONS AND TOLERANCES ON THIS DRAWING YIELD STRENGTH = 90,000 PSI.
2. THREAD FORMING SHALL CONFORM TO ASME B1.13M-2005 OR JIS X XXXX STANDARDS FOR REVIEW ONLY
3. CRITICAL INTERFACE FEATURE: 4 THIS SHOULDER MUST BE SQUARE
4. CRITICAL INTERFACE FEATURE: 6 PHILLIPS PATTERN PER ASME B18.6.3-1998
5. CRITICAL Interface FEATURE: 8 E-RING GROOVE DIMENSIONS SHALL CONFORM TO JIS B 2805 STANDARDS IN THESE LOCATIONS

DETAIL A
SCALE 40.000

SECTION A-A

DETAIL B
SCALE 40.000
Figure A-14. Heatsink Compression Spring

<table>
<thead>
<tr>
<th>Dimension</th>
<th>Note</th>
</tr>
</thead>
<tbody>
<tr>
<td>O.D.</td>
<td>±0.08</td>
</tr>
<tr>
<td>I.D.</td>
<td>±0.13</td>
</tr>
<tr>
<td>W.D.</td>
<td>±0.217</td>
</tr>
</tbody>
</table>

SOLID HEIGHT: 5.5 MM [0.217 IN]
WIRE DIAMETER: 1.1 MM [0.043 IN]
TOTAL COILS: 5.0

SPRING RATE: K=15.80 ± 1.5 N/MM [K=90.2 ± 9.0 LBF/IN]
FREE HEIGHT: 12.7 MM [0.500 IN]
Figure A-17. 1U Square Heatsink Assembly 1 of 2
Figure A-18. 1U Square Heatsink Assembly 2 of 2
Figure A-19. 1U Square Heatsink Geometry 1 of 2
Figure A-20. 1U Square Heatsink Geometry 2 of 2
Figure A-21. Heatsink Cup For Spring Retention
Figure A-22. 1U Narrow Heatsink Assembly 1 of 2
Figure A-23. 1U Narrow Heatsink Assembly 2 of 2
Figure A-24. 1U Narrow Heatsink Geometry 1 of 2
Figure A-25. 1U Narrow Heatsink Geometry 2 of 2
Table B-1 lists the socket drawings included in this appendix.

**Table B-1.  Socket Drawing List**

<table>
<thead>
<tr>
<th>Drawing Description</th>
<th>Figure Number</th>
</tr>
</thead>
<tbody>
<tr>
<td>Socket Mechanical Drawing (Sheet 1 of 4)</td>
<td>Figure B-1</td>
</tr>
<tr>
<td>Socket Mechanical Drawing (Sheet 2 of 4)</td>
<td>Figure B-2</td>
</tr>
<tr>
<td>Socket Mechanical Drawing (Sheet 3 of 4)</td>
<td>Figure B-3</td>
</tr>
<tr>
<td>Socket Mechanical Drawing (Sheet 4 of 4)</td>
<td>Figure B-4</td>
</tr>
</tbody>
</table>
Figure B-2. Socket Mechanical Drawing (Sheet 2 of 4)
Figure B-3. Socket Mechanical Drawing (Sheet 3 of 4)
Figure B-4. Socket Mechanical Drawing (Sheet 4 of 4)
C Component Suppliers

C.1 Intel Enabled Supplier Information

Performance targets for heatsinks are described in Section 5.1. Mechanical drawings are provided in Appendix A. Mechanical models of the keep in zone and socket are listed in Table 1-1.

C.1.1 Intel Reference or Collaboration Thermal Solutions

Customers can purchase the Intel reference or collaboration thermal solutions from the suppliers listed in Table C-1 and Table C-2.

<table>
<thead>
<tr>
<th>Item</th>
<th>Intel Part Number</th>
<th>Supplier PN</th>
<th>Supplier</th>
<th>Supplier Contact Info</th>
</tr>
</thead>
<tbody>
<tr>
<td>1U Square Heatsink Assy with TIM (91.5x91.5x25.5)</td>
<td>E89208-002</td>
<td>1A22KDL00_XP 01</td>
<td>Foxconn</td>
<td>Ray Wang (worldwide) <a href="mailto:ray.wang@foxconn.com">ray.wang@foxconn.com</a> +1-512-351-1493 x273</td>
</tr>
<tr>
<td>1U Narrow Heatsink Assy with TIM (70x106x25.5)</td>
<td>G16544-001</td>
<td>1A22JR800_XP 01</td>
<td>Foxconn</td>
<td>Ray Wang (worldwide) <a href="mailto:ray.wang@foxconn.com">ray.wang@foxconn.com</a> +1-512-351-1493 x273</td>
</tr>
<tr>
<td>2U Active/Combo Heatsink Assy w/TIM, Fan Guard</td>
<td>E62452-004</td>
<td>1A014Q0D0-NRC_XA14</td>
<td>Foxconn</td>
<td>Ray Wang (worldwide) <a href="mailto:ray.wang@foxconn.com">ray.wang@foxconn.com</a> +1-512-351-1493 x273</td>
</tr>
<tr>
<td>Delrin eRing retainer</td>
<td>G13624-001</td>
<td>FT1008-A</td>
<td>ITW Electronics Business Asia Co., Ltd.</td>
<td>Chak Chakir <a href="mailto:Chak.Chakir@itweba.com">Chak.Chakir@itweba.com</a> 512-989-7771</td>
</tr>
<tr>
<td>Thermal Interface Material (TIM)</td>
<td>N/A</td>
<td>PCM45F</td>
<td>Honeywell</td>
<td>Judy Oles <a href="mailto:Judy.Oles@Honeywell.com">Judy.Oles@Honeywell.com</a> +1-509-252-8605</td>
</tr>
<tr>
<td></td>
<td>N/A</td>
<td>TC-5022</td>
<td>Dow Corning</td>
<td>Ed Benson <a href="mailto:e.benson@dowcorning.com">e.benson@dowcorning.com</a> +1-617-803-6174</td>
</tr>
<tr>
<td>2U Narrow Heatpipe Heatsink 150W, 135W, 130W, 115W, 95W, 80W, 70W, 60W</td>
<td>N/A</td>
<td>HEL00007-N1-GP</td>
<td>Coolermaster*</td>
<td><a href="http://www.coolermaster.com">www.coolermaster.com</a> (Not recommended for shadowed processor configurations)</td>
</tr>
<tr>
<td>1U Square Heatpipe Heatsinks 130W, 115W, 95W, 80W, 70W, 60W</td>
<td>N/A</td>
<td>SQ42Q00001</td>
<td>Asia Vital Components (AVC)*</td>
<td><a href="http://www.avc.com.tw">www.avc.com.tw</a></td>
</tr>
</tbody>
</table>
Component Suppliers

### Table C-1. Suppliers for the Intel Reference Thermal Solutions (Sheet 2 of 2)

<table>
<thead>
<tr>
<th>Item</th>
<th>Intel Part Number</th>
<th>Supplier PN</th>
<th>Supplier</th>
<th>Supplier Contact Info</th>
</tr>
</thead>
<tbody>
<tr>
<td>1U Square Vapor Chamber Heatsink</td>
<td>N/A</td>
<td>R2</td>
<td>Dynatron Corporation* (Top Motor/Dynaeon)</td>
<td><a href="http://www.dynatron-corp.com">www.dynatron-corp.com</a></td>
</tr>
<tr>
<td></td>
<td>150W, 130W, 115W, 95W, 80W, 70W, 60W</td>
<td></td>
<td>(Exceeds SSI blade height standard)</td>
<td></td>
</tr>
<tr>
<td>1U Narrow Heatpipe Heatsink</td>
<td>N/A</td>
<td>SQ42T00001</td>
<td>Asia Vital Components (AVC)*</td>
<td><a href="http://www.avc.com.tw">www.avc.com.tw</a></td>
</tr>
<tr>
<td></td>
<td>130W, 115W, 95W, 80W, 70W, 60W</td>
<td></td>
<td>(Not recommended for shadowed processor configurations)</td>
<td></td>
</tr>
<tr>
<td>1U Narrow Vapor Chamber Heatsink</td>
<td>N/A</td>
<td>98-12038-M43</td>
<td>Taiwan Microloops*</td>
<td><a href="http://www.microloops.com">www.microloops.com</a></td>
</tr>
<tr>
<td></td>
<td>130W, 115W, 95W, 80W, 70W, 60W</td>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

### C.1.2 Socket and ILM Components

The LGA2011-0 Socket and ILM Components are described in Chapter 2 and Chapter 3, respectively. Socket mechanical drawings are provided in Appendix A. Mechanical models are listed in Table 1-1.

### Table C-2. Suppliers for the LGA2011-0 Socket and ILM

<table>
<thead>
<tr>
<th>Item</th>
<th>Intel PN</th>
<th>Amtek</th>
<th>Foxconn (Hon Hai)</th>
<th>Lotes</th>
</tr>
</thead>
<tbody>
<tr>
<td>LGA2011-0 Socket</td>
<td>E64556-002</td>
<td>None</td>
<td>PE201127-4351-01H</td>
<td>TBD</td>
</tr>
<tr>
<td>LGA2011-0 ILM Square</td>
<td>E91838-003</td>
<td>ITLE91838003</td>
<td>PT44L41-4411</td>
<td>ACA-ZIF-129-Y02</td>
</tr>
<tr>
<td>LGA2011-0 ILM Narrow</td>
<td>E93875-002</td>
<td>ITLE93875002</td>
<td>PT44L43-4411</td>
<td>ACA-ZIF-130-Y02</td>
</tr>
<tr>
<td>LGA2011-0 Backplate</td>
<td>E91834-001</td>
<td>ITLE91834001</td>
<td>PT44P41-4401</td>
<td>DCA-HSK-182-T02</td>
</tr>
</tbody>
</table>

Supplier Contact Info

- SJ Yeoh: syeoh@amatek.com.cn, (86) 752 263 4562
- (Socket) Katie Wang: katie.wang@foxconn.com, Tel: +1-714-608-2085, Fax: +1-714-680-2099
- (ILM) Julia Jiang: juliaj@foxconn.com, +1-408-919-6178
- Cathy Yang: Cathy@lotes.com.cn, Tel: +1-86-20-84686519
### Table C-3. Suppliers for the LGA-2011-0 Socket and ILM (Continued)

<table>
<thead>
<tr>
<th>Item</th>
<th>Intel PN</th>
<th>Molex</th>
<th>Tyco</th>
</tr>
</thead>
<tbody>
<tr>
<td>LGA2011-0 Socket</td>
<td>E64556-002</td>
<td>1051420132</td>
<td>2069458-1</td>
</tr>
<tr>
<td>LGA2011-0 ILM Square</td>
<td>E91838-003</td>
<td>1051428100</td>
<td>2134439-2</td>
</tr>
<tr>
<td>LGA2011-0 ILM Narrow</td>
<td>E93875-002</td>
<td>1051429100</td>
<td>2134439-1</td>
</tr>
<tr>
<td>LGA2011-0 Backplate</td>
<td>E91834-001</td>
<td>1051427000</td>
<td>2134440-1</td>
</tr>
</tbody>
</table>

**Supplier Contact Info**
- Carol Liang
carol.liang@molex.com
- Josh Moody
jdmooody@te.com
Tel: +1-503-327-8348;
+1-503-327-8346
(Asia) Billy Hsieh
billy.hsieh@te.com
For thermal analysis of Intel® Xeon® Processor E5-1600 / E5-2600 / E5-4600 v1 and v2 Product Families, the Thermal Test Vehicle (TTV) can be used with appropriate correction factors, as shown in Table D-1.

Actual processors experience non-uniform heating that is not simulated by the uniform heating of the Thermal Test Vehicle (TTV). As a result, to find the actual thermal characterization parameter (Section 5.3.2), correction offsets must be added to the thermal characterization parameter found for each TTV.

**Equation D-1.** $\Psi_{CA, \text{Intel Xeon processor}} = \text{mean } \Psi_{CA, \text{TTV}} + 3\sigma + \text{Correction Offset}$

Mean $\Psi_{CA, \text{TTV}} + 3\sigma$ accounts for variation (standard deviation) in heatsink and thermal interface material performance and is determined by the customer.

There are two versions of TTV, depending on Intel® Xeon® Processor E5-1600/E5-2600/E5-4600 v1 or v2 Product Family processor. Refer to the appropriate processor datasheet to determine the package size. The correction factors for the processors along with applicable TTV are listed below.

**Table D-1.** Correction Offsets Intel® Xeon® Processor E5-1600 / E5-2600 / E5-4600 v1 Product Families

<table>
<thead>
<tr>
<th>Processor</th>
<th>TDP (Watts)</th>
<th>Correction Offset for TTV (°C/W)</th>
</tr>
</thead>
<tbody>
<tr>
<td>8-core/6-core</td>
<td>150</td>
<td>-0.027</td>
</tr>
<tr>
<td>8-core</td>
<td>135</td>
<td>-0.024</td>
</tr>
<tr>
<td>8-core/6-core</td>
<td>130</td>
<td>-0.023</td>
</tr>
<tr>
<td>8-core/6-core</td>
<td>115</td>
<td>-0.026</td>
</tr>
<tr>
<td>8-core/6-core</td>
<td>95</td>
<td>-0.026</td>
</tr>
<tr>
<td>8-core/6-core</td>
<td>70</td>
<td>-0.031</td>
</tr>
<tr>
<td>8-core/6-core</td>
<td>60</td>
<td>-0.030</td>
</tr>
<tr>
<td>4-core</td>
<td>130</td>
<td>-0.006</td>
</tr>
<tr>
<td>4-core</td>
<td>95</td>
<td>-0.008</td>
</tr>
<tr>
<td>4-core</td>
<td>80</td>
<td>-0.009</td>
</tr>
<tr>
<td>2-core</td>
<td>80</td>
<td>0.005</td>
</tr>
</tbody>
</table>

**Table D-2.** Correction Offsets Intel® Xeon® Processor E5-1600 / E5-2600 / E5-4600 v2 Product Families (Sheet 1 of 2)

<table>
<thead>
<tr>
<th>Processor</th>
<th>TDP (Watts)</th>
<th>Correction Offset for TTV (°C/W)</th>
<th>Applicable TTV¹</th>
</tr>
</thead>
<tbody>
<tr>
<td>EP 12-core 130W (1U)</td>
<td>130</td>
<td>0.007</td>
<td>---</td>
</tr>
<tr>
<td>EP/EP 4S 12-core 115W (1U)</td>
<td>115</td>
<td>0.006</td>
<td>---</td>
</tr>
<tr>
<td>EP WS 8-core 150W</td>
<td>150</td>
<td>0.005</td>
<td>---</td>
</tr>
<tr>
<td>EP/EP 4S 10-core 130W (1U)</td>
<td>130</td>
<td>-0.001</td>
<td>---</td>
</tr>
</tbody>
</table>
D.1 LGA2011-0 TTV

As with past programs, a TTV has been developed to allow thermal solution development. The LGA2011-0 TTV fits in the LGA2011-0 socket to have the correct mechanical stack up in the testing.

The TTV can be powered using the socket or through pads on the top of the package substrate.

Either method will provide the user a uniform heating of the embedded thermal source.

Contact your Intel Field Representative for a thermal test board and the collateral for that board.

---

### Table D-2. Correction Offsets Intel® Xeon® Processor E5-1600/ E5-2600/ E5-4600 v2 Product Families (Sheet 2 of 2)

<table>
<thead>
<tr>
<th>Processor</th>
<th>TDP (Watts)</th>
<th>Correction Offset for TTV (°C/W)</th>
<th>Applicable TTV¹</th>
</tr>
</thead>
<tbody>
<tr>
<td>EP 4S 8-core 130W (1U)</td>
<td>130</td>
<td>0.003</td>
<td>---</td>
</tr>
<tr>
<td>EP 8-core 130W (2U)</td>
<td>130</td>
<td>0.004</td>
<td>---</td>
</tr>
<tr>
<td>EP 6-core 130W (2U)</td>
<td>130</td>
<td>0.003</td>
<td>---</td>
</tr>
<tr>
<td>EP 10-core 115W (1U)</td>
<td>115</td>
<td>-0.002</td>
<td>---</td>
</tr>
<tr>
<td>EP/EP 4S 10-core 95W (1U)</td>
<td>95</td>
<td>-0.002</td>
<td>---</td>
</tr>
<tr>
<td>EP/EP 4S 8-core 95W (1U)</td>
<td>95</td>
<td>0.003</td>
<td>---</td>
</tr>
<tr>
<td>EP 10-core 70W (1U)</td>
<td>70</td>
<td>-0.004</td>
<td>---</td>
</tr>
<tr>
<td>EP 1S WS 6-core 130W</td>
<td>130</td>
<td>0.018</td>
<td>---</td>
</tr>
<tr>
<td>EP 1S WS 4-core 130W</td>
<td>130</td>
<td>0.020</td>
<td>---</td>
</tr>
<tr>
<td>EP 4-core 130W (2U)</td>
<td>130</td>
<td>0.017</td>
<td>---</td>
</tr>
<tr>
<td>EP 4S 6-core 95W (1U)</td>
<td>95</td>
<td>0.018</td>
<td>---</td>
</tr>
<tr>
<td>EP 4S 4-core 95W (1U)</td>
<td>95</td>
<td>0.020</td>
<td>---</td>
</tr>
<tr>
<td>EP 6-core 80W (1U)</td>
<td>80</td>
<td>0.016</td>
<td>---</td>
</tr>
<tr>
<td>EP 4-core 80W</td>
<td>80</td>
<td>0.019</td>
<td>---</td>
</tr>
<tr>
<td>EP 6-core 60W</td>
<td>60</td>
<td>0.014</td>
<td>---</td>
</tr>
</tbody>
</table>

**Notes:**

1. Refer to appropriate Processor Datasheet for package size.
D.2 Thermocouple Attach Drawing

Figure D-1 shows groove dimensions for thermocouple attach on Intel® Xeon® Processor E5-1600 / E5-2600 / E5-4600 Product Families and Intel® Xeon® Processor E5-1600 V2/ E5-2600 V2/ E5-4600 V2 Product Families TTV. This drawing is also applicable to the larger Lukeville test vehicle as it shares the same IHS with the smaller TTV.

Note: The following supplier can machine the groove and attach a thermocouple to the IHS. The supplier information is provided as a convenience to Intel’s general customers and the list may be subject to change without notice. THERM-X OF CALIFORNIA, 3200 Investment Blvd., Hayward, Ca 94544. Ernesto B Valencia +1-510-441-7566 Ext. 242 ernestov@therm-x.com. The vendor part number is XTMS1565.
Figure D-1. Groove for Thermocouple Attach on Intel® Xeon® Processor E5-2600 Product Family Thermal Test Vehicle

- Normal and lateral loads on the IHS must be minimized during machining.
- Machine with clean dry air only, no fluids or oils.
- Critical to function dimension.
- All machined edges are to be free of burrs.
- Cutting direction/orientation of grooves is as shown.
- See detail A for package centerlines referenced from package edges.
E Embedded Thermal Solutions

Embedded Server SKU’s target higher case temperatures and/or NEBS thermal profiles for embedded communications server and storage form factors. This section describes reference heatsinks for NEBS (Network Equipment Building Systems) compliant ATCA (Advanced Telecommunications Computing Architecture) systems. These higher case temperature processors are good for any form factor that needs to meet NEBS requirements.

E.1 Performance Targets

Table E-1 and Table E-2 provide boundary conditions and performance targets for 1U and ATCA heatsinks. These values are used to generate processor thermal specifications and to provide guidance for heatsink design.

Table E-1. 8-Core/6-Core Processor Reference Thermal Boundary Conditions (E5 v1 Product Family)

<table>
<thead>
<tr>
<th>TDP</th>
<th>Heatsink Technology</th>
<th>$\Psi_{ca}$ (°C/W)</th>
<th>$T_{LA}$ (°C)</th>
<th>Heatsink Volumetric (mm)</th>
</tr>
</thead>
<tbody>
<tr>
<td>LV95W (8-core)</td>
<td>1U or Custom</td>
<td>0.265</td>
<td>52/67</td>
<td>90x90x25.5</td>
</tr>
<tr>
<td>LV70W (6-core)</td>
<td>ATCA, Cu Base/Cu Fins</td>
<td>0.506</td>
<td>52/67</td>
<td>90x90x12.6</td>
</tr>
</tbody>
</table>

Notes:
1. Local ambient temperature of the air entering the heatsink.
2. Max target (mean + 3 sigma + offset) for thermal characterization parameter (Section 5.3.2).
3. Dimensions of heatsink do not include socket or processor.
4. Local Ambient Temperature written X/Y°C means X°C under Nominal conditions but Y°C is allowed for Short-Term NEBS excursions.
5. All heatsinks are Non-Direct Chassis Attach (DCA)
6. See Section 5.1 for standard 1U solutions that do not need to meet NEBS.

Table E-2. Processor Reference Thermal Boundary Conditions (E5 v2 Product Family)

<table>
<thead>
<tr>
<th>TDP</th>
<th>Heatsink Technology</th>
<th>$\Psi_{ca}$ (°C/W)</th>
<th>$T_{LA}$ (°C)</th>
<th>Heatsink Volumetric (mm)</th>
</tr>
</thead>
<tbody>
<tr>
<td>10-core 95W</td>
<td>1U or Custom</td>
<td>0.235</td>
<td>51/66</td>
<td>90x90x25.5</td>
</tr>
<tr>
<td>10-core 70W</td>
<td>ATCA, Cu Base/Cu Fins</td>
<td>0.400</td>
<td>49/64</td>
<td>90x90x12.6</td>
</tr>
<tr>
<td>8-core 70W</td>
<td>ATCA, Cu Base/Cu Fins</td>
<td>0.403</td>
<td>49/64</td>
<td>90x90x12.6</td>
</tr>
<tr>
<td>6-core 50W</td>
<td>ATCA, Cu Base/Cu Fins</td>
<td>0.541</td>
<td>52/67</td>
<td>90x90x12.6</td>
</tr>
</tbody>
</table>

Notes:
1. Local ambient temperature of the air entering the heatsink.
2. Max target (mean + 3 sigma + offset) for thermal characterization parameter (Section 5.3.2).
3. Dimensions of heatsink do not include socket or processor.
4. Local Ambient Temperature written X/Y°C means X°C under Nominal conditions but Y°C is allowed for Short-Term NEBS excursions.
5. All heatsinks are Non-Direct Chassis Attach (DCA)
6. See Section 5.1 for standard 1U solutions that do not need to meet NEBS.
Detailed drawings for the ATCA reference heatsink can be found in Section E.3. Table E-1 above specifies $\Psi_{CA}$ and pressure drop targets and Figure E-1 below shows $\Psi_{CA}$ and pressure drop for the ATCA heatsink versus the airflow provided. Best-fit equations are provided to prevent errors associated with reading the graph.

**Figure E-1. ATCA Heatsink Performance Curves**

![ATCA Heatsink Performance Curves](image)

$$\Psi_{ca} = 0.180 + 1.374 \times CFM ^{-0.642}$$

$$\Delta P = 0.0009 \times x^2 + 0.0106 \times x$$

**Note:** Other LGA1366 compatible thermal solutions may work with the same retention. ATCA heatsink performance curves were created using Socket R TTV.

**E.2 Thermal Design Guidelines**

**E.2.1 High Case Temperature Thermal Profile**

High case temperature thermal profiles help relieve thermal constraints for Short-Term NEBS conditions. To ensure reliability, processors must meet the nominal thermal profile under standard operating conditions and can only rise up to the Short-Term specification for NEBS excursions (see Figure E-2). The definition of Short-Term time is defined for NEBS Level 3 conditions but the key is that it cannot be longer than 360 hours per year.

Fan speed control is treated the same as standard processors. When DTS (Digital Temperature Sensor) value is less than $T_{control}$, the thermal profile can be ignored.
**E.3 Mechanical Drawings and Supplier Information**

See Appendix B for assembly, retention, and keep out drawings.

The part number below represent Intel reference designs for an ATCA reference heatsink. Customer implementation of these components may be unique and require validation by the customer. Customers can obtain these components directly from the supplier below.

**Table E-3. Embedded Heatsink Component Suppliers**

<table>
<thead>
<tr>
<th>Component</th>
<th>Description</th>
<th>Supplier PN</th>
<th>Supplier Contact Info</th>
</tr>
</thead>
<tbody>
<tr>
<td>ATCA Reference Heat Sink Intel P/N: G47264-001</td>
<td>ATCA Copper Fin, Copper Base</td>
<td>10A01NE500</td>
<td>Foxconn/FTC Technology, Inc.</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td>Cary Huang</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td><a href="mailto:cary.huang@foxconn.com">cary.huang@foxconn.com</a></td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td>(512) 670-2638 x191</td>
</tr>
</tbody>
</table>
Table E-4. Mechanical Drawings List

<table>
<thead>
<tr>
<th>Parameter</th>
<th>Value</th>
</tr>
</thead>
<tbody>
<tr>
<td>ATCA Reference Heatsink Fin and Base (Sheet 1 of 2)</td>
<td>Figure E-3</td>
</tr>
<tr>
<td>ATCA Reference Heatsink Fin and Base (Sheet 2 of 2)</td>
<td>Figure E-4</td>
</tr>
</tbody>
</table>
F.1 Introduction

Socket LGA2011-0 requires load sharing with the ILM and heatsink for end of life (EOL) performance. This places additional requirements on the heatsink beyond just providing the minimum pressure for thermal interface performance.

This Appendix outlines the recommended procedure for verifying the heatsink load on a fixture that simulates an ILM and processor interface.

F.2 Heatsink Load Fixture

The heatsink load fixtures shown in Figure F-1 have four mount points for the heatsink, a middle protrusion simulating the surface of the processor’s integrated heat spreader, and a machined pocket to accept a load cell. There are two versions, one simulating the square ILM heatsink mount pattern, and one with the narrow ILM geometry.

Figure F-1. Heatsink Load Fixtures

Heatsink load fixtures, square and narrow version, aluminum block with steel threaded inserts.

The recommended load cell is the Omega* LCKD-100 available separately from Omega*. Additionally, a system is needed to query the load cell to obtain the force provided by the heatsink. Loadcell calibration certification is also recommended.

F.3 Procedure for Measuring Heatsink Load

The following steps are suggested for characterizing the heatsink load with the heatsink load fixture and load cell.

Note: This fixture will only measure beginning of life (BOL) load and not end of life load (EOL). However, if BOL loads as measured here are between approximately 60 and
70 lbf at low and high stack respectively, then there should be no EOL concerns for the socket.

- Insert Omega® LCKD-100 load cell into pocket in fixture ensuring no debris is between the interface that would skew the load measurement. See Figure F-2 for example assembly.
- Install the heatsink (without any TIM material) to be characterized using a #2 Phillips driver and torque the four captive screws to 9 inch-pounds ±1 inch-pound. It is recommended that each thread be started before final torquing to avoid any cross-threading.
- The fixture is designed to provide a low stack height (8.014 minus 0.34 mm), simulating the low tolerance side of the processor IHS above the board. With this low stack height, the heatsink load should be above approximately 60 lbf to ensure adequate end of life load.
- Once the minimum heatsink load from the previous step has been recorded, shim the fixture by placing a spacer with thickness 0.68 mm between the top of the load cell and the heatsink base to bring the base of the heatsink to the high tolerance stack (8.014 plus 0.34 mm) and measure the load. This load should be kept under approximately 70 lbf.

Figure F-2. Heatsink Fixture Assembly

Assembly for measuring heatsink load

Note: The loadcell has a point on it. For heatsinks susceptible to damage in this area of contact, it is recommended to insert the load cell with the point down.