Enabling Hardware Accelerated VC-1 AP Interlace on Intel® Atom™ Processor E38XX Series

Application Note

May 2014
By using this document, in addition to any agreements you have with Intel, you accept the terms set forth below. You may not use or facilitate the use of this document in connection with any infringement or other legal analysis concerning Intel products described herein. You agree to grant Intel a non-exclusive, royalty-free license to any patent claim thereafter drafted which includes subject matter disclosed herein.

INFORMATION IN THIS DOCUMENT IS PROVIDED IN CONNECTION WITH INTEL PRODUCTS. NO LICENSE, EXPRESS OR IMPLIED, BY ESTOPPEL OR OTHERWISE, TO ANY INTELLECTUAL PROPERTY RIGHTS IS GRANTED BY THIS DOCUMENT. EXCEPT AS PROVIDED IN INTEL’S TERMS AND CONDITIONS OF SALE FOR SUCH PRODUCTS, INTEL ASSUMES NO LIABILITY WHATSOEVER AND INTEL DISCLAIMS ANY EXPRESS OR IMPLIED WARRANTY, RELATING TO SALE AND/OR USE OF INTEL PRODUCTS INCLUDING LIABILITY OR WARRANTIES RELATING TO FITNESS FOR A PARTICULAR PURPOSE, MERCHANTABILITY, OR INFRINGEMENT OF ANY PATENT, COPYRIGHT OR OTHER INTELLECTUAL PROPERTY RIGHT.

A "Mission Critical Application" is any application in which failure of the Intel Product could result, directly or indirectly, in personal injury or death. SHOULD YOU PURCHASE OR USE INTEL'S PRODUCTS FOR ANY SUCH MISSION CRITICAL APPLICATION, YOU SHALL INDEMNIFY AND HOLD INTEL AND ITS SUBSIDIARIES, SUBCONTRACTORS AND AFFILIATES, AND THE DIRECTORS, OFFICERS, AND EMPLOYEES OF EACH, HARMLESS AGAINST ALL CLAIMS COSTS, DAMAGES, AND EXPENSES AND REASONABLE ATTORNEYS' FEES ARISING OUT OF, DIRECTLY OR INDIRECTLY, ANY CLAIM OF PRODUCT LIABILITY, PERSONAL INJURY, OR DEATH ARISING IN ANY WAY OUT OF SUCH MISSION CRITICAL APPLICATION, WHETHER OR NOT INTEL OR ITS SUBCONTRACTOR WAS NEGLIGENCE IN THE DESIGN, MANUFACTURE, OR WARNING OF THE INTEL PRODUCT OR ANY OF ITS PARTS.

Intel may make changes to specifications and product descriptions at any time, without notice. Designers must not rely on the absence or characteristics of any features or instructions marked “reserved” or “undefined”. Intel reserves these for future definition and shall have no responsibility whatsoever for conflicts or incompatibilities arising from future changes to them. The information here is subject to change without notice. Do not finalize a design with this information.

The products described in this document may contain design defects or errors known as errata which may cause the product to deviate from published specifications. Current characterized errata are available on request.

Contact your local Intel sales office or your distributor to obtain the latest specifications and before placing your product order.

Copies of documents which have an order number and are referenced in this document, or other Intel literature, may be obtained by calling 1-800-548-4725, or go to: http://www.intel.com/design/literature.htm Intel, Intel Atom, and the Intel logo are trademarks or registered trademarks of Intel Corporation or its subsidiaries in the United States and other countries.

*Other names and brands may be claimed as the property of others.

Copyright © 2014, Intel Corporation. All rights reserved.
Introduction

Contents

1 Introduction ...................................................................................................... 5
2 Background ...................................................................................................... 7
3 Solution ............................................................................................................ 9
4 Applying the Solution ........................................................................................ 11
  4.1 Prerequisites ......................................................................................... 11
  4.2 Patching the Gstreamer-vaapi Plugin ...................................................... 11
  4.3 Patching OTC’s intel-driver .................................................................... 12
  4.4 Decoding a VC-1 AP Interlaced Stream ................................................ 12
5 Results and Test Coverage ................................................................................. 13
6 Conclusion ....................................................................................................... 14

Figures

Figure 1. VA API Software Architectural View ...................................................... 7
Figure 2. Hierarchical Layers of VC-1 Bitstream ............................................... 9

Tables

Table 1. Terminology .......................................................................................... 6
Table 2. Frame Coding Mode ............................................................................. 9
Table 3. Field Picture Type ................................................................................. 10
## Revision History

<table>
<thead>
<tr>
<th>Date</th>
<th>Revision</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>May 2014</td>
<td>001</td>
<td>Initial release.</td>
</tr>
</tbody>
</table>

§
1 Introduction

VC-1 is a video codec standard released and maintained by the Society of Motion Picture and Television Engineers (SMPTE). The standard is also known as SMPTE 421M. VC-1 supports coding for progressive video content in Simple, Main, and Advanced Profiles, and interlaced video content in Advanced Profile only. VC-1 interlaced coding is especially attractive to the broadcast industry due to the bandwidth reduction via interlaced coding.

A hardware-accelerated media solution with EMGD for the Intel® Atom™ Processor E38XX Series is inherited from the Intel Open Source Technology Center (OTC) VA API stack. Even though general VC-1 SP/MP/AP decoding is supported in the original VA API stack, VC-1 support is not commonly used or tested due to the relative insignificance of the VC-1 codec in the Linux* space. VC-1 is most commonly found in codecs developed by Microsoft: WMV3, WMVA, WVC1A. However, some applications do require complete, hardware-accelerated, VC-1 decoding support, and this prompted Intel to develop a solution on top of the VA API stacks that decodes VC-1 AP Interlaced coded streams.

The objective of this solution is to ensure that the decoding of the VC-1 AP Interlaced coded stream is hardware-accelerated with the Intel® Atom™ Processor E38XX Series Multi-Format Decoding (MFD) engine. This paper identifies gaps in the current stack and provides an implementation for a solution on an Intel® Atom™ Processor E38XX Series system.

<table>
<thead>
<tr>
<th>Term</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>AP</td>
<td>Advanced Profile</td>
</tr>
<tr>
<td>API</td>
<td>Application Program Interface</td>
</tr>
<tr>
<td>EMGD</td>
<td>Intel Embedded Media and Graphics Driver</td>
</tr>
<tr>
<td>FCM</td>
<td>Frame Coding Mode</td>
</tr>
<tr>
<td>IOTG</td>
<td>Internet of Things Solution Group</td>
</tr>
<tr>
<td>MB</td>
<td>Macroblocks</td>
</tr>
<tr>
<td>MFD</td>
<td>Multi-Format Decoding</td>
</tr>
<tr>
<td>OTC</td>
<td>Intel Open Source Technology Center</td>
</tr>
<tr>
<td>SMPTE</td>
<td>Society of Motion Picture and Television Engineers</td>
</tr>
<tr>
<td>VA</td>
<td>Video Acceleration</td>
</tr>
<tr>
<td>WMV</td>
<td>Windows Media Video</td>
</tr>
</tbody>
</table>
2 Background

EMGD for the Intel® Atom™ Processor E38XX Series uses the Intel Open Source Technology Center’s VA API media solution for hardware-accelerated video decoding with different codec profiles such as H.264, MPEG-2, and VC-1. Even though VC-1 decoding is generally supported in the VA API stacks, decoding of VC-1 AP Interlaced coded streams is not supported in the current solution’s stack. One convenient alternative is to switch to a software-accelerated solution that uses the system CPU to decode the decoded streams; however, this is not optimal in terms of performance and reducing CPU utilization of the system.

Figure 1 provides an architectural view of the VA API stacks to help illustrate what must be implemented in the OTC’s VA API stack to decode VA-1 AP Interlaced coded streams.

Figure 1. VA API Software Architectural View
There are two areas to address when decoding the VC-1 AP Interlaced coded streams.

- The first area is the Gstreamer-vaapi component.
  Additional parsing logic is required so that the bitstream of a VC-1 AP Interlaced coded stream is parsed correctly according to the SMPTE standard.

- The second area is the i965 video driver.
  To get the compressed VC-1 AP Interlaced data to decode properly, a command buffer must be sent to the MFD hardware.

Based on these requirements, additional logic must be implemented in the gstreamer-vaapi decoder plugin and the i965 video driver to get the VA API stack to decode a VC-1 AP Interlace video. In this solution, the other components shown in Figure 1 do not require modification.
To implement the additional logic discussed in the Background section, the fundamental hierarchical layers that construct a VC-1 encoded stream, whether it is progressive or interlace video, must be understood. In general, a VC-1 AP stream is composed of the following hierarchical layers.

- Sequence
- Entry-point
- Picture
- Slices
- Macroblocks (MB)
- Blocks

Figure 2 illustrates the presence of some of these layers in the bitstream.

**Figure 2. Hierarchical Layers of VC-1 Bitstream**

Each layer can be detected by identifying a uniquely defined code (called “start code”) from the encoded bitstream. The start code is followed by a header section, which can contain some useful bits of information relevant to the solution. For example, the sequence header section contains a field called “Interlace” that must be parsed correctly by the codec for the decoder to determine if the stream is a progressive or an interlace video.

There are essentially two types of VC-1 interlace coding: Interlace frame and interlace field. Interlace frame coding is used when both fields of an interlace frame are coded together. Interlace field coding is used when the two fields of an interlace frame are coded separately. The difference between these two coding modes leads to different methods of decoding the stream. In order to identify the coding mode adopted by an interlace picture, the codec parser can look at the field called “Frame Coding Mode (FCM)” found in the picture header.

**Table 2. Frame Coding Mode**

<table>
<thead>
<tr>
<th>Field Value</th>
<th>Frame Coding Mode</th>
</tr>
</thead>
<tbody>
<tr>
<td>0b</td>
<td>Progressive</td>
</tr>
<tr>
<td>10b</td>
<td>Interlace Frame</td>
</tr>
<tr>
<td>11b</td>
<td>Interlace Field</td>
</tr>
</tbody>
</table>
Since the two fields of data for interlace field coding are coded separately, one of these two fields is meant to be displayed first. That field is called the first field, and it can be the top field or the bottom field of the frame. This leads to the necessity for the codec parser to extract the field called “Top Field First” found in the picture header. A value of 0 for TFF indicates that the first field in the frame is a bottom field and the second field in the frame is a top field. Alternately, a value of 1 for TFF indicates that the first field in the frame is a top field and the second field in the frame is a bottom field.

In an interlace field picture, each of the top and bottom fields can be decoded into different picture types such as I, P, B, or BI. From the picture header, a field called “Field Picture Type (FPTYPE)” can be extracted to identify the field picture type for each of the two fields. FPTYPE can be decoded by the codec parser according to Table 3.

<table>
<thead>
<tr>
<th>FPTYPE</th>
<th>First Field</th>
<th>Second Field</th>
</tr>
</thead>
<tbody>
<tr>
<td>000b</td>
<td>I</td>
<td>I</td>
</tr>
<tr>
<td>001b</td>
<td>I</td>
<td>P</td>
</tr>
<tr>
<td>010b</td>
<td>P</td>
<td>I</td>
</tr>
<tr>
<td>011b</td>
<td>P</td>
<td>P</td>
</tr>
<tr>
<td>100b</td>
<td>B</td>
<td>B</td>
</tr>
<tr>
<td>101b</td>
<td>B</td>
<td>BI</td>
</tr>
<tr>
<td>110b</td>
<td>BI</td>
<td>B</td>
</tr>
<tr>
<td>111b</td>
<td>BI</td>
<td>BI</td>
</tr>
</tbody>
</table>

For the i965 video driver, a few fixes must be implemented so that the interlace frame and the interlace field coding are processed properly. First, the FCM value given by the codec needs to be extracted from the frame_coding_mode field defined in VAPictureParameterBufferVC1 structure. With the FCM value read, the driver can now, in the case of interlace field coding, determine the proper picture type for the first and second field. Consequently, the driver is also able to determine the correct picture height in macroblocks.

Additionally, the proper way to store the reference frame data for interlace field coding is missing in the i965 video driver. This has also been implemented in the patch provided.
4  Applying the Solution

As described in the Solution section, a couple of patch files have been created to enable the decoding of VC-1 AP Interlaced coded stream with Intel OTC’s VA API stack. After applying the patches, both the VC-1 frame interlace and the field interlace should be decoded properly.

The following sections provide detailed instructions for patching the Gstreamer-vaapi and OTC’s driver. Generally, these instructions should work as described if the specified software versions are installed on the target system. For different software versions, additional patching efforts may be required and the instructions should be used as a rough guideline.

4.1  Prerequisites

1. Development tools package
2. Git
3. Gstreamer base framework 1.0.7 or beyond
4. Gstreamer ugly plugin for asfdemux plugin
5. Patch tool

4.2  Patching the Gstreamer-vaapi Plugin

1. Clone the plugin by entering the following at a terminal prompt.
   
   ```
   $ git clone git://gitorious.org/vaapi/gstreamer-vaapi.git
   ```

2. Checkout the specific commit; this commit is used during the testing and enabling.
   
   ```
   $ git checkout 2e356b0f7efae33fb943ad11204020dcdbf1b04f
   ```

3. Go into the gstreamer-vaapi directory.
   
   ```
   $ cd gstreamer-vaapi
   ```

4. Retrieve the patch file Gst_Plugins_VAAPI_pre_0_5_8_VC1_Interlace_Patch and place it in the current directory.
   
   The patch file is located in the driver release package in patches\common\VA_Driver_i965\VC1_Interlace, which is in IEMGD_HEAD_Linux.tgz.

5. Patch the Gstreamer-vaapi project.
   
   ```
   $ patch -p1 < Gst_Plugins_VAAPI_pre_0_5_8_VC1_Interlace_Patch
   ```

6. Run the autogen to initialize the submodules in the project.
   
   ```
   $ ./autogen.sh
   ```
7. Go into the codec-parsers directory.
   
   $ cd ext/codecparsers

8. Retrieve the patch file Gst_Codecparser_VAAPI_pre_0_5_8_VC1_Interlace_Patch from the path identified in Step 4 and place it in the current directory.

9. Patch the codec-parsers project.
   
   $ patch -p1 < Gst_Codecparser_VAAPI_pre_0_5_8_VC1_Interlace_Patch

10. Compile the Gstreamer-vaapi project.
    
    $ make
    $ make install

4.3 Patching OTC’s intel-driver

1. Clone the driver.
   
   $ git clone git://anongit.freedesktop.org/vaapi/intel-driver

2. Checkout the specific version; this version is used during testing and enabling.
   
   $ git checkout 1.2.1

3. Go into the intel-driver directory.
   
   $ cd intel-driver

4. Retrieve the patch file Intel_VA_Driver_1_2_1_GEN7_VC1_Interlace_Patch from the path previously mentioned, and place it in the current directory.

5. Patch the intel-driver project.
   
   $ patch -p1 < Intel_VA_Driver_1_2_1_GEN7_VC1_Interlace_Patch

6. Compile the intel-driver project.
   
   $ ./autogen.sh
   $ make
   $ make install

4.4 Decoding a VC-1 AP Interlaced Stream

With the application of the patches, the VC-1 AP Interlaced coded stream can be decoded successfully. The gst-launch tool can be used to demonstrate the decoding capability of the VC-1 interlace. Using a WMV clip, the following gstreamer pipeline can be used.

$ gst-launch-1.0 -v filesrc location=<video clip path plus filename> ! asfdemux ! vaapidecode ! vaapisink

§
5 Results and Test Coverage

Intel tested VC-1 AP interlace by decoding a list of VC-1 Field and Frame interlace clips in WMV contained format. In addition, tests have been carried out with the following conformance test bitstreams provided by SMPTE:

SA10210, SA10211, SA10212, SA10213, SA10214, SA10215, SA10216, SA10217
6 Conclusion

This paper provides guidelines and solutions for decoding VC-1 Interlace coded streams on the Intel® Atom™ Processor E38XX Series with EMGD Linux* driver.


§