

# Ethernet Link Inspector User Guide v1.1 for Intel® Stratix® 10 Devices



## Contents

---

|  |           |
|--|-----------|
| <b>1. Overview of the Ethernet Link Inspector for Intel® Stratix® 10 Devices.....</b>                        | <b>3</b>  |
| 1.1. Features.....   | 3         |
| 1.1.1. Link Monitor.....   | 3         |
| 1.1.2. Link Analysis.....  | 4         |
| 1.2. Supported IP Cores and Devices.....   | 5         |
| <b>2. Setting Up the Ethernet Link Inspector for Intel Stratix 10 Devices .....</b>                          | <b>6</b>  |
| 2.1. System Requirements and Prerequisites.....  | 6         |
| 2.1.1. System Requirements.....  | 6         |
| 2.1.2. Enabling Your Design For the Link Monitor.....  | 6         |
| 2.2. Download and Run the Ethernet Link Inspector for Intel Stratix 10 Devices.....                          | 6         |
| Running the Link Monitor.....  | 7         |
| Running the Link Analysis.....   | 7         |
| <b>3. Functional Description.....</b>  | <b>9</b>  |
| 3.1. Link Monitor Module.....  | 9         |
| 3.1.1. Link Monitor Tabs and Settings.....   | 9         |
| 3.2. Link Analysis Module.....   | 12        |
| 3.2.1. Sequencer State Machine.....  | 13        |
| 3.2.2. Link Analysis Tabs and Settings.....  | 15        |
| <b>4. Document Revision History for Ethernet Link Inspector User Guide for Intel Stratix 10 Devices.....</b> | <b>28</b> |



# 1. Overview of the Ethernet Link Inspector for Intel® Stratix® 10 Devices

---

This user guide describes the Ethernet Link Inspector for Intel® Stratix® 10 devices.

The Ethernet Link Inspector is a inspection tool that can continuously monitor the status and traffic of an Ethernet IP link. If needed, the Ethernet Link Inspector can capture an event with the help of Signal Tap Logic Analyzer to further examine the link behavior during Auto Negotiation (AN), Link Training (LT), or any other event during the link operation. The Ethernet Link Inspector also creates a graphical user interface (GUI) to represent the link behavior.

## 1.1. Features

The Ethernet Link Inspector consists of two modules:

- Link Monitor
- Link Analysis

The following sections describe in detail the function of each module.

### 1.1.1. Link Monitor

The link monitor performs real-time status monitoring of an Ethernet IP link.

It continuously reads and displays all of the required status registers related to the Ethernet IP link. The Link Monitor helps to ensure that all of the Ethernet IP link status at various stages are valid. In case of any failure, it narrows down to the type of failure based on the various status bits, which are based in the register bank of an Ethernet IP core. For more information on the register map, refer to respective Ethernet IP user guide.

Examples of the Ethernet link status displayed on the Link Monitor user interface include:

- State of Ethernet IP link (Up or Down)
- State of AN and LT process (Active or Done)
- Number of correct frames received
- Number of frame errors
- Transmitted and recovered clock frequencies etc.

Because the Link Monitor gives out real time link status through Ethernet IP registers, it needs to have a connection with the device that is powered on and configured with the appropriate design file.



## 1.1.2. Link Analysis

The Link Analysis displays a sequence of events on an Ethernet IP link, which occurred in a finite duration of time.

The Link Analysis relies on Signal Tap Logic Analyzer to capture and store database of all required signals. Once the Signal Tap Logic Analyzer creates a database, the Link Analysis performs an analysis on the database to extract all the required information and displays them in a user-friendly graphical user interface (GUI).

The features of the Link Analysis include:

- Ability to capture and display events that occur during Ethernet IP link bring-up. For example, Auto Negotiation and Link Training.
- Ability to capture the link behavior at an intended trigger point and analyze link behavior around that time period.

The Signal Tap Logic Analyzer can store Signal Tap data in a Comma-Separated Value File (.csv) format. You must manually configure and capture the Signal Tap data and export the database for use with the Link Analysis. Once the database is generated and stored, import the database through Link Analysis for further processing.

To export a Signal Tap data from Signal Tap Logic Analyzer:

1. Using the Signal Tap Logic Analyzer, select **Files > Export** to export the captured data.
2. Specify the **File Name**, **Directory**, and **Export Format** (in .csv file format).
3. Click **OK** to generate the .csv database of the captured data.

### Related Information

[Debug Tools User Guide: Intel Quartus® Prime Pro Edition](#)

More information on Signal Tap Logic Analyzer in Intel Quartus® Prime Pro Edition software.



## 1.2. Supported IP Cores and Devices

**Table 1. Ethernet Link Inspector Supported IP Cores for Intel Stratix 10 Devices**

| Device                  | IP Core                                 | Data Rate (Gbps) | IP Type | Auto Negotiation and Link Training <sup>(1)</sup> | FEC <sup>(1)</sup> | Link Monitor <sup>(2)</sup> | Link Analysis <sup>(3)</sup> |
|-------------------------|---|------------------|---------|---|--------------------|-----------------------------|------------------------------|
| Intel Stratix 10 L-Tile | 10GBASE-KR PHY Intel Stratix 10 FPGA IP | 10               | Soft    | Yes   | No                 | Yes                         | Yes                          |
|                         | Low Latency 40G Ethernet Intel FPGA IP  | 40               | Soft    | Yes   | No                 | Yes                         | Yes                          |
|                         | Low Latency 100G Ethernet Intel FPGA IP | 100              | Soft    | No  | No                 | Yes                         | No                           |
| Intel Stratix 10 H-Tile | 10GBASE-KR PHY Intel Stratix 10 FPGA IP | 10               | Soft    | Yes   | No                 | Yes                         | Yes                          |
|                         | Low Latency 40G Ethernet Intel FPGA IP  | 40               | Soft    | Yes   | No                 | Yes                         | Yes                          |
|                         | Low Latency 100G Ethernet Intel FPGA IP | 100              | Soft    | No  | No                 | Yes                         | No                           |

- 
- (1) Feature details here shows the IP features supported by the Ethernet Link Inspector and not what the IP supports by itself.
  - (2) Supported in Intel Quartus® Prime software version 17.1 and earlier.
  - (3) Supported in Intel Quartus Prime software version 17.0 and later.



## 2. Setting Up the Ethernet Link Inspector for Intel Stratix 10 Devices

---

### 2.1. System Requirements and Prerequisites

#### 2.1.1. System Requirements

To run the Ethernet Link Inspector for Intel Stratix 10 devices, your system must meet the following hardware and software requirements:

- Windows PC or Linux workstation
- Intel Quartus Prime Pro Edition software

#### 2.1.2. Enabling Your Design For the Link Monitor

To enable the use of Link Monitor, your design must instantiate JTAG to Avalon<sup>®</sup> Master Bridge. Refer to the design examples of the Intel Stratix 10 Ethernet IP cores for guidance on how to define the JTAG to Avalon Master Bridge in your design.

##### Related Information

- [Intel Stratix 10 10GBASE-KR PHY IP Core User Guide](#)  
Design example to demonstrate the 10GBASE-KR PHY Intel Stratix 10 FPGA IP core using Intel Stratix 10 PHY.
- [Stratix 10 Low Latency 40G Ethernet Design Example User Guide](#)
- [Stratix 10 Low Latency 100G Ethernet Design Example User Guide](#)

## 2.2. Download and Run the Ethernet Link Inspector for Intel Stratix 10 Devices

The Link Monitor and Link Analysis of the Ethernet Link Inspector can be used independently for inspecting ethernet links of the supported IP cores.

To download the Ethernet Link Inspector, follow these steps:

1. Download the `Ethernet_Link_Inspector_v1p1.zip` file for the Ethernet Link Inspector.
2. Open the `Ethernet_Link_Inspector_v1p1.zip` and extract all the script files to a new directory.
3. In the Intel Quartus Prime Pro Edition software, select **Tools** ► **System Debugging Tools** ► **System Console** to launch the system console.
4. Type `cd Ethernet_Link_Inspector` to change directory to `Ethernet_Link_Inspector_v1p1/Ethernet_Link_Inspector`.



You can now run any of the predefined inspection modules (Link Monitor or Link Analysis) of the Ethernet Link Inspector from the System Console.

## Running the Link Monitor

Perform the following steps to launch the Link Monitor module.

1. Type the following command in the Tcl Console window:

For 10G Intel FPGA IP core:

```
source main_LM_S10_10g.tcl
```

For 40G Intel FPGA IP core:

```
source main_LM_S10_40g.tcl
```

For 100G Intel FPGA IP core:

```
source main_LM_S10_100g.tcl
```

You can now run the Link Monitor module from the Ethernet Link Monitor toolkit.

## Running the Link Analysis

Perform the following steps to launch the Link Analysis module.

1. Type the following command in the Tcl Console window :

```
source link_analysis/main_LA_S10.tcl
```

2. To access the Link Analysis, use one of the following methods:

- User interface
- Command interface

In the user interface, the link behavior is represented in a graphical user interface (GUI). In the command line, the link behavior is saved in a report file with `.csv` extension. Run the following command in the System Console to open the Link Analysis in either the user interface or command line:

```
main_LA_S10 <arg1> <arg2> <arg3> <arg4>
```

Examples:

- a. User interface:

```
main_LA_S10 1 "" "" ""
```

- b. Command line:

```
main_LA_S10 0 E:/script/STP_database.csv reportname 10GBase-KR
```



Table 2. Command Parameters

| Parameters | Description  |
|------------|--|
| <arg1>     | <ul style="list-style-type: none"><li>'1': User Interface</li><li>'0': Command Line</li></ul>  |
| <arg2>     | <ul style="list-style-type: none"><li>"": NULL argument for user interface.</li><li>&lt;input .csv database&gt;: Name of input .csv database for command line.<br/><i>Note:</i> Include the entire directory for input database, including with extension (.csv)</li></ul> |
| <arg3>     | <ul style="list-style-type: none"><li>"": NULL argument for user interface</li><li>&lt;output .csv report&gt;: Name of output .csv report for command line.<br/><i>Note:</i> Do not include the extension (.csv) for output report.</li></ul>                              |
| <arg4>     | <ul style="list-style-type: none"><li>"": NULL argument for user interface</li><li>&lt;Target IP name&gt;: 10GBase-KR/40GBase-KR4 for command line</li></ul>   |

- If you choose to open the Link Analysis in the user interface, a new tab appears, containing the Link Analysis module.
  - Select the target IP core from the drop-down box.
  - Click the **Select .csv file** button to import the Signal Tap database (.csv) file. In the Status Bar, make sure the directory to the imported database is correct.
  - Click the **Start Analysis** button.

*Note:* If you want the summary of the Ethernet link capture without using the Link Analysis, enter a report name and click **Generate Report** button to create a report (.csv) file.

You can now use the Link Analysis to analyze the Signal Tap database.



## 3. Functional Description

This section describes the various parts of the Ethernet Link Inspector user interface and how each part represents the device behavior. The Ethernet Link Inspector consists of two inspection modules: Link Monitor and Link Analysis.

### 3.1. Link Monitor Module

#### 3.1.1. Link Monitor Tabs and Settings

The Link Monitor module of the Ethernet Link Inspector has three tabs. Each tab implements various Control and Status Registers (CSR) of the selected Ethernet IP core. There is also a Continuous Read All Registers option, which continuously polls the status of all the tabs.

**Table 3. Ethernet Link Monitor Toolkit GUI Tabs**

| Tab                 | Description  |
|---------------------|--|
| MAC & PHY           | Reset the IP core, read the MAC configuration and check the high level PHY status. <ul style="list-style-type: none"> <li>• Resets: Implements the RESET register 0x310 PHY_CONFIG.</li> <li>• MAC Status: Shows status of TX MAC registers from 0x405 to 0x40A, and RX MAC registers from 0x506 to 0x50A.</li> <li>• PHY Status: Shows status PHY registers from 0x310 to 0x342.</li> </ul> |
| Statistics Counters | Displays registers which characterizes TX and RX traffic.  |
| KR/KR4              | Displays the Intel Stratix 10 KR/KR4 registers.  |

Figure 1. MAC & PHY Tab

Toolkits Ethernet Link Monitor  X

Ethernet Link Monitor

IP Variant: Stratix 10 Low Latency 40-Gbps Ethernet IP

Continuous Read All Registers

MAC & PHY Statistics Counters KR4

Resets

Full System Reset Reset TX PCS & TX MAC Reset RX PCS & RX MAC

MAC Status

**TX MAC Status**

Read TX MAC Status

|                                    |            |
|------------------------------------|------------|
| Force Remote Fault                 | Off        |
| Disable Remote Fault               | Off        |
| Unidir Remote Link Fault Reporting | Off        |
| Link Fault Reporting               | On         |
| Idle Columns                       | 0x00000004 |
| Max TX Size Config                 | 0x00002580 |
| VLAN Detection                     | Enabled    |

**RX MAC Status**

Read RX MAC Status

|                    |                                      |
|--------------------|--------------------------------------|
| Local Fault        | <span style="color: green;">●</span> |
| Remote Fault       | <span style="color: green;">●</span> |
| RX CRC Forwarding  | Removed                              |
| Preamble Check     | On                                   |
| SFD Check          | On                                   |
| MAX RX Size Config | 0x00002580                           |
| VLAN Detection     | Enabled                              |

PHY Status

Read PHY Status Enable Serial PMA Loopback

|                       | Lane 0                                | Lane 1                                | Lane 2                                | Lane 3                                |   |
|-----------------------|---------------------------------------|---------------------------------------|---------------------------------------|---------------------------------------|---|
| Word Lock             | <span style="color: green;">●</span>  | <span style="color: green;">●</span>  | <span style="color: green;">●</span>  | <span style="color: green;">●</span>  | TX PCS Ready <span style="color: green;">●</span>         |
| RX CDR PLL Locked     | <span style="color: green;">●</span>  | <span style="color: green;">●</span>  | <span style="color: green;">●</span>  | <span style="color: green;">●</span>  | TX PLL Locked <span style="color: green;">●</span>        |
| TX FIFO Full          | <span style="color: green;">●</span>  | <span style="color: green;">●</span>  | <span style="color: green;">●</span>  | <span style="color: green;">●</span>  | RX PLL Locked <span style="color: green;">●</span>        |
| TX FIFO Empty         | <span style="color: green;">●</span>  | <span style="color: green;">●</span>  | <span style="color: green;">●</span>  | <span style="color: green;">●</span>  | Frame Error 0x00000000                                    |
| TX FIFO Partial Full  | <span style="color: green;">●</span>  | <span style="color: green;">●</span>  | <span style="color: green;">●</span>  | <span style="color: green;">●</span>  | RX PCS Fully Aligned <span style="color: green;">●</span> |
| TX FIFO Partial Empty | <span style="color: orange;">●</span> | <span style="color: orange;">●</span> | <span style="color: orange;">●</span> | <span style="color: orange;">●</span> | Lanes Deskewed <span style="color: green;">●</span>       |
| RX FIFO Full          | <span style="color: green;">●</span>  | <span style="color: green;">●</span>  | <span style="color: green;">●</span>  | <span style="color: green;">●</span>  | RX Clock (KHz) 31251                                      |
| RX FIFO Empty         | <span style="color: green;">●</span>  | <span style="color: green;">●</span>  | <span style="color: green;">●</span>  | <span style="color: green;">●</span>  | TX Clock (KHz) 31252                                      |
| RX FIFO Partial Full  | <span style="color: green;">●</span>  | <span style="color: green;">●</span>  | <span style="color: green;">●</span>  | <span style="color: green;">●</span>  |   |
| RX FIFO Partial Empty | <span style="color: green;">●</span>  | <span style="color: green;">●</span>  | <span style="color: green;">●</span>  | <span style="color: green;">●</span>  |   |



Figure 2. Statistics Counters Tab

Toolkits Ethernet Link Monitor  X

Ethernet Link Monitor

IP Variant: Stratix 10 Low Latency 40-Gbps Ethernet IP

Continuous Read All Registers

MAC & PHY Statistics Counters KR4

Start Packet Generator

Note: Only available when example design is instantiated

Read TX Statistics Counters

Read RX Statistics Counters

Pause TX Statistics Counters Collection

Pause RX Statistics Counters Collection

Reset TX Statistics Counters

Reset RX Statistics Counters

TX Statistics Registers are unpaused

RX Statistics Registers are unpaused

| TX Statistics Counters         |         | RX Statistics Counters         |         |
|--------------------------------|---------|--------------------------------|---------|
| Fragmented Frames              | 0       | Fragmented Frames              | 0       |
| Jabbered Frames                | 0       | Jabbered Frames                | 0       |
| Any Size with FCS Err Frames   | 0       | Any Size with FCS Err Frames   | 0       |
| Right Size with FCS Err Frames | 0       | Right Size with FCS Err Frames | 0       |
| Multicast data Err Frames      | 0       | Multicast data Err Frames      | 0       |
| Broadcast data Err Frames      | 0       | Broadcast data Err Frames      | 0       |
| Unicast data Err Frames        | 0       | Unicast data Err Frames        | 0       |
| Multicast Control Err Frames   | 0       | Multicast Control Err Frames   | 0       |
| Broadcast Control Err Frames   | 0       | Broadcast Control Err Frames   | 0       |
| Unicast Control Err Frames     | 0       | Unicast Control Err Frames     | 0       |
| Pause Control Err Frames       | 0       | Pause Control Err Frames       | 0       |
| 64 Byte Frames                 | 29069   | 64 Byte Frames                 | 29069   |
| 65 - 127 Byte Frames           | 28424   | 65 - 127 Byte Frames           | 28424   |
| 128 - 255 Byte Frames          | 57643   | 128 - 255 Byte Frames          | 57643   |
| 256 - 511 Byte Frames          | 115303  | 256 - 511 Byte Frames          | 115303  |
| 512 - 1023 Byte Frames         | 230691  | 512 - 1023 Byte Frames         | 230691  |
| 1024 - 1518 Byte Frames        | 222132  | 1024 - 1518 Byte Frames        | 222132  |
| 1519 - MAX Byte Frames         | 6665655 | 1519 - MAX Byte Frames         | 6665655 |
| > MAX Byte Frames              | 0       | > MAX Byte Frames              | 0       |
| Multicast data OK Frames       | 0       | Multicast data OK Frames       | 0       |
| Broadcast data OK Frames       | 0       | Broadcast data OK Frames       | 0       |
| Unicast data OK Frames         | 7348917 | Unicast data OK Frames         | 7348917 |
| Multicast Control Frames       | 0       | Multicast Control Frames       | 0       |
| Broadcast Control Frames       | 0       | Broadcast Control Frames       | 0       |
| Unicast Control Frames         | 0       | Unicast Control Frames         | 0       |
| Pause Control Frames           | 0       | Pause Control Frames           | 0       |

Figure 3. KR4 Tab




Table 4. Ethernet IP Core Support for Ethernet Link Monitor Toolkit GUI Tabs

| Tab                 | Ethernet IP Core                        |  |   |
|---------------------|---|--|---|
|                     | 10GBASE-KR PHY Intel Stratix 10 FPGA IP | Low Latency 40G Ethernet Intel FPGA IP | Low Latency 100G Ethernet Intel FPGA IP |
| MAC & PHY           | No                                      | Yes                                    | Yes                                     |
| Statistics Counters | No                                      | Yes                                    | Yes                                     |
| KR4                 | Yes                                     | Yes                                    | No                                      |

### 3.2. Link Analysis Module

Link Analysis module of the Ethernet Link Inspector plots the behavior of an Ethernet IP link based on specific signals captured from Signal Tap Logic Analyzer.

When an Ethernet IP core is configured in a 10GBASE-KR or 40GBASE-KR4 configuration, the local device can be in either one of the following four operational modes starting from power-up to the device operation of the IP core:

1. Sequencer Initialize mode (SEQ\_Initialize)
2. Auto Negotiation mode (Auto\_Neg)
3. Link Training mode (Link\_Training)
4. Data mode (Data)

The local device implements various internal states as part of the Sequencer State Machine to represent the four modes above. The local device may use one or more of the internal states to represent any one of the above mode. Refer to [Sequencer State Machine](#) on page 13 for more details.





**Table 5. SSM State Descriptions**

| SSM State   | Description  |
|-------------|--|
| SSM_ENABLE  | The first state used for Sequencer State Machine (SSM) initialization. This should be the first state of device after a power cycle or a reset. If Auto Negotiation (AN) and Link Training (LT) are enabled, the local device moves to the SSM_RC_AN state after this state is completes.  |
| SSM_RC_AN   | Indicates the reconfiguration of PHY for Auto Negotiation operation.   |
| SSM_AN_ABL  | After the completion of SSM_RC_AN state, the local device goes into the SSM_AN_ABL state. In this state, the transmitter of the local device is disabled (i.e., no transitions) so that the Ethernet IP link goes down and the Ethernet IP link partner also goes back to Auto Negotiation. Even without any Ethernet IP link partners connected, the local device should complete this state and move to the next state i.e., SSM_AN_CHK. The local device spends an approximate time of 60 to 75 miliseconds (ms) in this state. At the end of this state, the local device starts sending AN Base Page to the remote device   |
| SSM_AN_CHK  | Once the local device start sending AN base page, it moves to the state SSM_AN_CHK. The rest of the AN happens in this state. The following are some major AN events that happen in this state: <ol style="list-style-type: none"> <li>1. Waiting for AN base Page from Remote Device</li> <li>2. Waiting for an ACK from Remote Device</li> <li>3. Sending an ACK to Remote Device</li> <li>4. Doing NEXT PAGE communication (if any)</li> <li>5. Asserting the an_done signal</li> </ol> Various events during AN are further categorized into a separate state machine called AN Arbiter State Machine. Refer to <a href="#">Auto Neg Tab</a> on page 17 for more details.  |
| SSM_RC_LT   | Indicates the reconfiguration of PHY for LT operation.   |
| SSM_LT_CHK  | After completion of SSM_RC_LT, device goes into SSM_LT_CHK state. This state includes the LT packet communication between the two devices, local and remote. At the end of this state, both devices should have completed LT and acknowledge each other upon completion.   |
| SSM_RC_10G  | Indicates that the reconfiguration of PHY for: <ul style="list-style-type: none"> <li>• 10G/10GFEC mode for 10GBASE-KR operation.</li> <li>• 40G/40GFEC mode for 40GBASE-KR4 operation.</li> </ul>   |
| SSM_10G_CHK | After the completion of the SSM_RC_10G state, the local device goes into the SSM_10G_CHK state. In this state, the local device tries to achieve lock on the received Ethernet packets. The following status signals shows the lock status: <ol style="list-style-type: none"> <li>1. 10GBASE-KR PHY Intel Stratix 10 FPGA IP core: rx_data_ready</li> <li>2. For Low Latency 40G Intel FPGA IP core: rpcs_deskew_lock</li> </ol> The local device will move to the next state called SSM_LNK_RD when the following two lock conditions are met: <ol style="list-style-type: none"> <li>1. Achieve lock on the received Ethernet packet. The following signal should be asserted high: <ol style="list-style-type: none"> <li>a. For 10GBASE-KR PHY Intel Stratix 10 FPGA IP core: rx_data_ready</li> <li>b. For Low Latency 40G Intel FPGA IP core: rpcs_deskew_locked</li> </ol> </li> <li>2. The clock data recovery (CDR) circuit should lock to received data (rx_is_lockedto data) for at least 1 ms.</li> </ol> |

**continued...**



| SSM State   | Description  |
|-------------|--|
|             | The local device can only remain in this state if the total time, starting from SSM_RC_LT, does not exceed 500 ms. If the total time exceeds 500 ms and the two lock conditions are still not met, the local device goes back to SSM_ENABLE state and redo the AN and LT.  |
| SSM_LNK_RDY | Indicates that the local device has successfully locked on to the received Ethernet packets and processed them accordingly. The local device is expected to be in this state during the entire exchange of Ethernet packets unless it loses lock ( <code>rx_data_ready</code> or <code>rx_is_lockedtoata</code> ). If the local device loses lock, it goes to the next SSM state called SSM_LR_WAIT.   |
| SSM_LR_WAIT | The Ethernet IP link goes into SSM_LR_WAIT state if any of the following lock status signals goes low during SSM_LNK_RDY state: <ol style="list-style-type: none"> <li>For 10GBASE-KR PHY Intel Stratix 10 FPGA IP core: <code>rx_data_ready</code> or <code>rx_is_lockedtoata</code></li> <li>For Low Latency 40G Intel FPGA IP core: <code>rpcs_deskew_locked</code> or <code>rx_is_lockedtoata</code></li> </ol> For example, the local device waits for 1000 clock cycles (8 usec for 125 MHz clock) and checks if lock conditions are met again. If the lock conditions are met, the link goes back into SSM_LNK_RDY state. But if the lock conditions are not met during this time, the link goes into SSM_ENABLE state. |

### 3.2.2. Link Analysis Tabs and Settings

The Link Analysis (LINK ANALYSIS1) module of the Ethernet Link Inspector has five tabs:

- Sequencer State Machine tab
- Auto Neg tab
- Link Training tab
- Data Mode tab
- Help tab

**Note:** The Link Analysis reads all the data that are being captured and stored by Signal Tap Logic Analyzer. To prevent processing error, it is important that you export and store the Signal Tap waveform database in `.csv` format, which contains a list of signals that the Link Analysis is expecting to receive. For the list of signals expected for a specific Ethernet IP core, refer to the document *S10\_ethIP\_ReferenceSignals* provided in the `Ethernet_Link_Inspector_v1p1.zip` file.

#### 3.2.2.1. Sequencer State Machine Tab

The Sequencer State Machine (SSM) tab shows the flow of sequencer state machine states that the device goes through in the specific Signal Tap capture for the selected Ethernet IP core.

Figure 5. Example of Sequencer State Machine Tab GUI



Table 6. Sequencer State Machine Tab Parameters

| Parameter                     | Description   |
|-------------------------------|---|
| Assumed Reference Timer Clock | Shows the assumed value of the clock frequency driving the reference timer. Ensure that the value of this clock is the same as the clock frequency configured in the Platform Designer window of the selected Ethernet IP core.<br><i>Note:</i> If the assumed value of the clock frequency does not match the clock frequency in Platform Designer window of the selected IP core, the timer values displayed in Link Analysis GUI will be incorrect. For example, the Timer values reported in Start, Stop and Delta columns in the Sequencer State machine tab would be incorrect. |
| States                        | Shows the flow of SSM states (from SEQ_Initialize to Data modes) that the device goes through in a specific capture. A successful state completion is highlighted in green whereas a state completion failure is highlighted in red.  |
| Start                         | Timestamp for start time. Shows the reference timer value (in milisecond) corresponding to a specific state of SSM started.   |
| Stop                          | Timestamp for stop time. Shows the reference timer value (in milisecond) corresponding to a specific state of SSM finished.   |
| Delta                         | Timestamp for delta time. Shows the total time spent (in milisecond) on a specific state of SSM.  |



### 3.2.2.2. Auto Neg Tab

The Auto Neg tab may have one or more subtabs based on number of times the device goes into Auto Negotiation (AN) state during the Signal Tap capture in a finite amount of time. Each subtab displays the Ethernet IP link behavior during the occurrence of AN. Each AN occurrence is also prefixed with a number to distinguish between various AN occurrences.

**Table 7. Local Device Status Signals**

| Name                                   | Signal <sup>(4)</sup>                        | Indication | Description  |
|--|--|------------|--|
| Auto Negotiation (AN) Enable           | an_enable                                    | LED        | <ul style="list-style-type: none"> <li>Green: Auto Negotiation is enabled.</li> <li>Red: Auto Negotiation is disabled.</li> </ul>  |
| Auto Negotiation (AN) Done             | an_done                                      | LED        | <ul style="list-style-type: none"> <li>Green: Auto Negotiation completed. This LED indication does not mean that the local device has finalized the common technology. Even in case of technology mismatch between the local and remote devices, an_done will be asserted.</li> <li>Red: Auto Negotiation is not completed.</li> </ul> |
| Local Auto Negotiation (AN) Technology | lcl_tech                                     | Text       | Displays the Auto Negotiation technology broadcasted by the local device.  |
| Final Auto Negotiation (AN) Technology | hcd_40g,<br>hcd_kr,<br>hcd_xaui,<br>hcd_gige | Text       | <ul style="list-style-type: none"> <li>Displays the converged Auto Negotiation technology by the local device.</li> <li>Shows the corresponding timestamp of technology convergence.</li> </ul>  |

**Table 8. Remote Device Status Signals**

| Name                                      | Signal  | Indication | Description   |
|---|---------|------------|---|
| Remote Device Auto Negotiation Technology | lp_tech | Text       | <ul style="list-style-type: none"> <li>Displays the Auto Negotiation technology broadcasted by the remote device.</li> <li>Shows the timestamp when the local device receives this broadcasted technology.</li> </ul> |

#### AN Communication Packet

The AN Communication Packet section displays the AN packets exchanged between two devices. There are two parts to the AN Communication Packets section:

- AN Packets Received—shows the sequence of AN packets (from left to right) received from a remote device.
- AN Packets Sent—shows sequence of AN packets (from left to right) sent to a remote device.

<sup>(4)</sup> Actual signal names in the IP design file.

Figure 6. AN Communication Packet GUI



Table 9. AN Communication Packet GUI Parameters

| Parameter           | Description  |
|---------------------|--|
| AN Packets(48-bits) | Shows the Auto Negotiation packets exchanged between local and remote devices in hexadecimal format.   |
| Time(msec)          | Shows the SSM state in which AN packets are sent/received along with the timestamp with respect to reference timer   |
| Packet Details(hex) | Shows the breakout for various bits in an AN packet and displays whether an AN packet in base page or next page.<br><i>Note:</i> The assumption for BASE PAGE or NEXT PAGE only holds true when AN states are captured from the actual start point of Auto Negotiation (i.e., start point of SSM_RC_AN). If the AN states are captured partially in Signal Tap Logic Analyzer, this assumption becomes unreliable. |


### AN Arbiter State Machine

The AN Arbiter State Machine section displays the AN Arbiter State Machine in the form of time domain waveforms. The AN arbiter state machine represents the entire Ethernet IP link behavior in the AN mode of operation.

Each waveform window represents a timescale for one Sequencer State Machine (SSM) state (i.e., SSM\_RC\_AN, SSM\_AN\_ABL or SSM\_AN\_CHK). The time scale of waveform windows, such as START and STOP time, should match the timestamp of the corresponding SSM state. The waveform windows are also tagged with specific SSM states, as shown in the following figure:



Figure 7. Time Domain Waveforms of the Sequencer State Machine States




Each AN Arbiter SM state is represented as an individual waveform. A logic 1 value on a state waveform at a particular timestamp signifies the current state of the device at that timestamp. Device can possibly be in only one state at a given point of time. To change the magnification level of the waveforms, click the left mouse button and drag the mouse cursor to the bottom right of the waveform windows to zoom in and drag the mouse cursor the top right of the waveform windows to zoom out.

**Note:** While zooming in and out, the waveform windows may be offset in the vertical scale. This may cause several waveform windows in a row to be misaligned for logic 0 and 1. To remove any misalignments and scale the Y axis of all waveform window to a common scale, click on the **Scale Waveforms (Y-axis)** button.

Figure 8. Flowchart of AN Arbiter State Machine

This figure shows a flow chart of the AN Arbiter State Machine and the conditions that drives the next state, based on the current state.





**Table 10. AN Arbiter State Machine State and Signal Descriptions**

| Name            | Indication | Description   |
|-----------------|------------|---|
| AN_ARB_ENABLE   | Waveform   | This is the initial state of the AN Arbiter State Machine. This should be enabled (logic 1 value) during SSM_RC_AN state. This state ends after the start of SSM_AN_ABL and the local device moves to the next state i.e., AN_ARB_TX_DIS.   |
| AN_ARB_TX_DIS   | Waveform   | In this state, the TX output of the local device is disabled for a finite amount of time to allow the remote device to start Auto Negotiation. This causes the link to go down. The duration of this state can be 60 to 75 ms. Device should always complete this state irrespective of whether there is a remote device available or not.  |
| AN_ARB_ABL_DET  | Waveform   | In this state, the local device sends out the AN Base Page and waits for the AN base page from the remote device. The local device goes into this state at the end of SSM_AN_ABL. The local device waits in this state until the AN Base page is received and the corresponding Acknowledgement (ACK) is sent out to the remote device. The local device moves to the next state after sending ACK to the remote device. If the ACK is not received from the remote device at this time, the local device moves to AN_ARB_ACK_DET where it waits for ACK from the remote device. Else, the local device moves to AN_ARB_COMP_ACK, which indicates the completion of ACK exchange between the two devices. |
| AN_ARB_ACK_DET  | Waveform   | In this state, the local device is waiting for ACK from the remote device.  |
| AN_ARB_COMP_ACK | Waveform   | When an acknowledgement is sent to as well as received from the remote device, the local device moves to this state called the Ack Complete state.  |
| AN_ARB_AN_GOOD  | Waveform   | This state indicates that AN has successfully completed on the local device and is the final state of the AN Arbiter State Machine.   |
| AN_ARB_NXT_PAGE | Waveform   | This state shows that the local device is sending the NEXT page and waits for the NEXT page from the remote device. This state remains until the local device sends ACK to the remote device.   |

**Table 11. AN Arbiter State Machine Signal Descriptions**

| Name      | Indication | Description  |
|-----------|------------|--|
| an_enable | Waveform   | Displays when AN is enabled. This is a waveform representation of the AN Enable signal described in Table 7 on page 17.              |
| an_done   | Waveform   | Displays when AN is completed successfully. This is a waveform representation of the AN Done signal described in Table 7 on page 17. |

### 3.2.2.3. Link Training Tab

The Link Training Mode tab may have one or more subtabs based on the number of times the device goes into Link Training (LT) state during the Signal Tap capture in a finite amount of time. Each subtab displays the Ethernet link behavior during the occurrence of LT. Each LT occurrence is also prefixed with a number to distinguish between various LT occurrences.



**Table 12. Local Device Status Signals**

| Name  | Signal <sup>(5)</sup>           | Indication | Description   |
|---|---------------------------------|------------|---|
| Link Training Enable                        | lt_enable                       | LED        | <ul style="list-style-type: none"> <li>Green: LT is enabled.</li> <li>Red: LT is disabled.</li> </ul>   |
| Frame Lock                                  | frame_lock                      | LED        | <ul style="list-style-type: none"> <li>Green: Detected and locked from receiving LT packets. Also shows the timestamp of lock.</li> <li>Red: Not locked from receiving LT packets.</li> </ul> |
| RX Trained                                  | rx_trained                      | LED        | <ul style="list-style-type: none"> <li>Green: LT completed.</li> <li>Red: LT not completed.</li> </ul>  |
| Local RX Ready                              | lcl_rx_ready                    | LED        | <p>This signal is a delayed version of rx_trained signal.</p> <ul style="list-style-type: none"> <li>Green: LT completed.</li> <li>Red: LT not completed.</li> </ul>                          |
| Link Training commands sent by Local Device | rmt_coef_updl,<br>rmt_coef_updh | —          | —   |
| Init  | —                               | Label      | Indicates the total Initialize commands sent.   |
| Preset                                      | —                               | Label      | Indicates the total Preset commands sent.   |
| Main Incr                                   | —                               | Label      | Indicates the total main-tap increment commands sent.   |
| Main Dec                                    | —                               | Label      | Indicates the total main-tap decrement commands sent.   |
| Post-Tap Incr                               | —                               | Label      | Indicates the total post-tap increment commands sent.   |
| Post-Tap Dec                                | —                               | Label      | Indicates the total post-tap decrement commands sent.   |
| Pre-Tap Incr                                | —                               | Label      | Indicates the total pre-tap increment commands sent.  |
| Pre-Tap Dec                                 | —                               | Label      | Indicates the total pre-tap decrement commands sent.  |

**Table 13. Remote Device Status Signals**

| Name   | Signal <sup>(6)</sup> | Indication | Description  |
|--|-----------------------|------------|--|
| Remote RX Ready                              | rmt_rx_ready          | LED        | <ul style="list-style-type: none"> <li>Green: LT completed.</li> <li>Red: LT not completed.</li> </ul> |
| Link Training commands sent by Remote Device | lcl_coefh, lcl_coefl  | —          | —  |
| Init   | —                     | Label      | Indicates the total Initialize commands sent.  |
| <i>continued...</i>                          |                       |            |  |

<sup>(5)</sup> All the descriptions in [Table 12](#) on page 21 are with reference to local device.

<sup>(6)</sup> All the descriptions in [Table 13](#) on page 21 are with reference to remote device.

| Name          | Signal <sup>(6)</sup> | Indication | Description   |
|---------------|-----------------------|------------|---|
| Preset        | —                     | Label      | Indicates the total Preset commands sent.             |
| Main Incr     | —                     | Label      | Indicates the total main-tap increment commands sent. |
| Main Dec      | —                     | Label      | Indicates the total main-tap decrement commands sent. |
| Post-Tap Incr | —                     | Label      | Indicates the total post-tap increment commands sent. |
| Post-Tap Dec  | —                     | Label      | Indicates the total post-tap decrement commands sent. |
| Pre-Tap Incr  | —                     | Label      | Indicates the total pre-tap increment commands sent.  |
| Pre-Tap Dec   | —                     | Label      | Indicates the total pre-tap decrement commands sent.  |

**Table 14. Data Mode Status Signals**

| Signal       | Indication | Description   |
|--------------|------------|---|
| frame_lock   | Waveform   | Displays the behavior of <code>frame_lock</code> in a time domain. When asserted, it indicates that the local device locked to LT packets. This is a waveform representation of the Frame Lock signal in the <a href="#">Table 12</a> on page 21. |
| rx_trained   | Waveform   | Displays the behavior of <code>rx_trained</code> in a time domain. When asserted, it indicates that the local device completed LT. This is a waveform representation of the RX Trained signal in the <a href="#">Table 12</a> on page 21.         |
| lcl_rx_ready | Waveform   | Displays the behavior of <code>lcl_rx_ready</code> in a time domain. When asserted, it indicates that the local device completed LT. This is a waveform representation of the Local RX Ready signal in the <a href="#">Table 12</a> on page 21.   |
| rmt_rx_ready | Waveform   | Displays the behavior of <code>rmt_rx_ready</code> in a time domain. When asserted, it indicates that the remote device completed LT. This is a waveform representation of the Remote RX Ready signal in the <a href="#">Table 13</a> on page 21. |


### LT Communication Packets

The LT Communication Packets section displays the LT packets exchanged between two devices. The LT Communication packets option has to be enabled to start plotting LT packets. A timestamp header is stored with each packet with respect to the reference timer. The transaction of the LT packet plotting may take a few minutes based on the number of packets that are being exchanged. To determine whether the plotting is completed or still in progress, monitor the status bar.

<sup>(6)</sup> All the descriptions in [Table 13](#) on page 21 are with reference to remote device.



**Figure 9. LT Communication Packet Exchange between Local Device and Remote Device**




If the **LT Communication Packets** option is checked, the following subsections will be displayed on the tab-window of the Link Training:

1. Commands sent by Remote Device (signals: `lcl_coefh`, `lcl_coefl`)
2. Status to Remote Device (signals: `lcl_coef_sts`)
3. Commands sent by Local Device (signals: `rmt_coef_updl`, `rmt_coef_updh`)
4. Status to Local Device (signals: `rmt_coef_sts`)

For every command sent by the local or remote device, there is an equivalent status being sent back by the receiver end. The status corresponding to every command can be mapped by monitoring their time stamps, as shown in the following figure:

**Figure 10. LT Training Sequence**

This figure shows the timestamps corresponding to Command1 (C1) -> Status1 (S1) and Command2 (C2) -> Status2 (S2) represents the time taken by either device to respond to the LT commands.



**Table 15. Link Training Command Definitions**


| Command | Description  |
|---------|--|
| Post-   | Decreases post-tap by 2 and increases main-tap by 1. |
| Post+   | Increases post-tap by 2 and decreases main-tap by 1. |
| Main-   | Decreases main-tap by 1.                             |

*continued...*

| Command    | Description   |
|------------|---|
| Main+      | Increases main-tap by 1.  |
| Pre-       | Decreases pre-tap by 2 and increases main-tap by 1  |
| Pre+       | Increases pre-tap by 2 and decreases main-tap by 1  |
| Hold       | Do not change any tap values.   |
| Preset     | Sets pre-tap and post-tap to zero and main-tap to maximum, as defined in Clause 72 of the IEEE 802.3 2015 Standard. |
| Initialize | Sets the coefficients back to initial (start) values configured in the IP core.                                     |

The following figure shows the direction in which the digital values of main-tap, post-tap, and pre-tap move based on commands. For more details on these values, refer to the *Intel Stratix 10 L- and H-Tile Transceiver PHY User Guide*.

**Figure 11. Direction of Main-Tap, Post-Tap, and Pre-Tap Based On Link Training Commands**



**Table 16. Status Definitions**

| Status   | Description  |
|----------|--|
| no upd   | No taps updated.   |
| Post-upd | Post-tap updated. This status is valid for both increment and decrement command  |
| Post-max | Post-tap incremented and is at maximum value                                     |
| Post-min | Post-tap decremented and is at minimum value                                     |
| Pre-upd  | Pre-tap updated. This status is valid for both increment and decrement command   |
| Pre-max  | Pre-tap incremented and is at maximum value.                                     |
| Pre-min  | Pre-tap decremented and is at minimum value.                                     |
| Main-upd | Main-tap updated. This status is valid for both increment and decrement command. |
| Main-max | Main-tap incremented and is at maximum value.                                    |
| Main-min | Main-tap decremented and is at minimum value.                                    |

**Note:** If the command or status shows "----", this indicates that the values in the LT packet are invalid.

**Related Information**

[Intel Stratix 10 L- and H-Tile Transceiver PHY User Guide](#)



### 3.2.2.4. Data Mode Tab

Data Mode tab may have one or more subtabs based on number of times the device go into Data Mode state during the Signal Tap capture in a finite amount of time. Each subtab displays the Ethernet IP link behavior during the occurrence of Data Mode. Each Data Mode occurrence is also prefixed with a number to distinguish between various Data Mode occurrences.

**Table 17. Local Device Status Signals**

| Name                        | Signal             | Indication | Description  |
|-----------------------------|--------------------|------------|--|
| <b>For 10GBASE-KR mode:</b> |                    |            |  |
| RX Block Lock               | rx_block_lock      | LED        | <ul style="list-style-type: none"> <li>Green: Locked from receiving Ethernet packets. Also shows the timestamp of lock.</li> <li>Red: Not locked from receiving Ethernet packets.</li> </ul>           |
| RX Data Ready               | rx_data_ready      | LED        | <ul style="list-style-type: none"> <li>Green: Represents successful block lock assertion. Also shows the timestamp.an_done will be asserted.</li> <li>Red: Block lock not asserted.</li> </ul>         |
| FEC                         | pcs_mode_rc        | LED        | <ul style="list-style-type: none"> <li>Green: Local device is using FEC.</li> <li>Red: Local device is not using FEC.</li> </ul>   |
| <b>For 40GBASE-KR mode:</b> |                    |            |  |
| PCS Align Lock              | rpcs_align_locked  | LED        | <ul style="list-style-type: none"> <li>Green: All 4 lanes are skew compensated and aligned. Also shows the timestamp of lock.</li> <li>Red: Lanes are not skew compensated and not aligned.</li> </ul> |
| PCS Deskew Lock             | rpcs_deskew_locked | LED        | <ul style="list-style-type: none"> <li>Green: All 4 lanes are locked for alignment marker. Also shows the timestamp of lock.</li> <li>Red: Lanes are not locked for alignment marker.</li> </ul>       |
| FEC                         | pcs_mode_rc        | LED        | <ul style="list-style-type: none"> <li>Green: Local device is using FEC.</li> <li>Red: Local device is not using FEC.</li> </ul>   |
| PCS Word Lock               | rpcs_word_locked   | LED        | This signal is available per channel basis. There are four signals for 40GBase-KR.   |

**continued...**



| Name              | Signal          | Indication | Description  |
|-------------------|-----------------|------------|--|
|                   |                 |            | <ul style="list-style-type: none"> <li>Green: Locked from receiving Ethernet packets.</li> <li>Red: Not locked from receiving Ethernet packets.</li> </ul>   |
| RX ENH Block Lock | rx_enh_blk_lock | LED        | <p>This signal is available per channel basis. There are four signals for 40GBase-KR.</p> <ul style="list-style-type: none"> <li>Green: FEC is locked from receiving Ethernet packets.</li> <li>Red: FEC is not locked from receiving Ethernet packets.</li> </ul> |

**Table 18. Data Mode Status Signals**

| Signal                      | Indication | Description   |
|-----------------------------|------------|---|
| <b>For 10GBASE-KR mode:</b> |            |   |
| rx_block_lock               | Waveform   | Displays the behavior of rx_block_lock in time domain. When asserted, it indicates that the local device is locked from receiving Ethernet packets. This is a waveform representation of the RX Block Lock signal in the Table 17 on page 25. |
| rx_data_ready               | Waveform   | Displays the behavior of rx_data_ready in time domain. This represents a successful block lock assertion. This is a waveform representation of the RX Data Ready signal in the Table 17 on page 25.   |
| rx_hi_ber                   | Waveform   | Displays if the device receives invalid sync header for more than 16 times within 125 us time period, as defined in Clause 49 of the IEEE 802.3 2015 Standard.  |
| <b>For 40GBASE-KR mode:</b> |            |   |
| rpcs_align_locked           | Waveform   | Displays the behavior of rpcs_align_locked in time domain. When asserted, it indicates that all 4 lanes are skew compensated and aligned. This is a waveform representation of the PCS Align Lock signal in the Table 17 on page 25.          |
| rpcs_deskew_locked          | Waveform   | Displays the behavior of rpcs_deskew_locked in time domain. When asserted, it indicates that all 4 lanes are locked to alignment markers. This is a waveform representation of the PCS Deskew Lock signal in the Table 17 on page 25.         |
| <i>continued...</i>         |            |   |



| Signal           | Indication | Description   |
|------------------|------------|---|
| rx_hi_ber        | Waveform   | Displays if device receives invalid sync header for more than 16 times within 125 us time period, as defined in Clause 49 of the IEEE 802.3 2015 Standard.  |
| rpcs_word_locked | Waveform   | Displays the behavior of <code>rpcs_word_locked</code> in time domain. When asserted, it indicates that the local device is locked from receiving Ethernet packets. This is a waveform representation of the PCS Word Lock signal in the <a href="#">Table 17</a> on page 25. |
| rx_enh_blk_lock  | Waveform   | Displays the behavior of <code>rx_enh_blk_lock</code> in time domain. When asserted, it indicates that FEC is locked from receiving Ethernet packets. This is a waveform representation of the RX ENH Block Lock signal in the <a href="#">Table 17</a> on page 25.           |

**Table 19. Device Intrinsic Signals**

| Signal               | Indication | Description   |
|----------------------|------------|---|
| rx_is_lockedtodata   | Waveform   | Shows if clock data recover (CDR) receiver of the Local Device is locked to the incoming data. This is different than <code>rx_is_lockedtodata</code> coming from CDR. This is asserted only when CDR is locked to data for 1 ms. |
| rx_is_lockedtoref    | Waveform   | Shows if CDR receiver of the Local Device is locked to a reference clock.   |
| rx_digitalreset      | Waveform   | A logic 1 indicates the time duration for which <code>rx_digitalreset</code> is applied   |
| rx_digitalreset_stat | Waveform   | A logic 1 indicates the time duration for which <code>rx_digitalreset</code> took effect  |
| rx_analogreset       | Waveform   | A logic 1 indicates the time duration for which <code>rx_analogreset</code> is applied  |
| rx_analogreset_stat  | Waveform   | A logic 1 indicates the time duration for which <code>rx_digitalreset</code> took effect  |
| tx_digitalreset      | Waveform   | A logic 1 indicates the time duration for which <code>tx_digitalreset</code> is applied   |
| tx_digitalreset_stat | Waveform   | A logic 1 indicates the time duration for which <code>rx_digitalreset</code> took effect  |
| tx_analogreset       | Waveform   | A logic 1 indicates the time duration for which <code>tx_analogreset</code> is applied  |
| tx_analogreset_stat  | Waveform   | A logic 1 indicates the time duration for which <code>rx_digitalreset</code> took effect  |

### 3.2.2.5. Help Tab

The Help tab provides basic guidelines on:

- Capturing Ethernet link bring-up sequence.
- General recommendations for Signal Tap Logic Analyzer configuration.



## 4. Document Revision History for Ethernet Link Inspector User Guide for Intel Stratix 10 Devices

| Document Version | Ethernet Link Inspector Version | Changes          |
|------------------|---------------------------------|------------------|
| 2018.07.04       | 1.1                             | Initial release. |

Intel Corporation. All rights reserved. Intel, the Intel logo, Altera, Arria, Cyclone, Enpirion, MAX, Nios, Quartus and Stratix words and logos are trademarks of Intel Corporation or its subsidiaries in the U.S. and/or other countries. Intel warrants performance of its FPGA and semiconductor products to current specifications in accordance with Intel's standard warranty, but reserves the right to make changes to any products and services at any time without notice. Intel assumes no responsibility or liability arising out of the application or use of any information, product, or service described herein except as expressly agreed to in writing by Intel. Intel customers are advised to obtain the latest version of device specifications before relying on any published information and before placing orders for products or services.

\*Other names and brands may be claimed as the property of others.

ISO  
9001:2008  
Registered