The EC2650QI is an Intel® Enpirion® DC-DC intermediate voltage bus converter with extremely high efficiency. It integrates low ON-resistance MOSFET switches and small-signal control circuits in an advanced 5.5mm x 5.5mm x 0.9mm 36-pin QFN package. The EC2650QI generates an output voltage that tracks one-half of the input voltage and is designed to power the other Intel Enpirion 6V DC-DC converters. By using a highly efficient 2-stage approach with the EC2650QI, smaller size and lower cost converters may be used without sacrificing total system efficiency. When multiple rails are involved, this can greatly reduce precious PCB board space needed for power regulation.

Intel Enpirion Power Solutions significantly help in system design and productivity by offering greatly simplified board design, layout and manufacturing requirements. In addition, a reduction in the number of components required for the complete power solution helps to enable an overall system cost saving.

All Enpirion products are RoHS compliant and lead-free manufacturing environment compatible.
**ORDERING INFORMATION**

<table>
<thead>
<tr>
<th>Part Number</th>
<th>Package Markings</th>
<th>$T_J$ Rating</th>
<th>Package Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>EC2650QI</td>
<td>EC2650QI</td>
<td>-40°C to +125°C</td>
<td>36-pin (5.5mm x 5.5mm x 0.9mm) QFN</td>
</tr>
<tr>
<td>EVB-EC2650QI</td>
<td>EC2650QI</td>
<td></td>
<td>QFN Evaluation Board</td>
</tr>
</tbody>
</table>

**Packing and Marking Information:**


**PIN FUNCTIONS**

![Pin Diagram](image)

**Figure 3: Pin Diagram (Top View)**

**NOTE A:** NC pins are not to be electrically connected to each other or to any external signal, ground or voltage. However, they must be soldered to the PCB. Failure to follow this guideline may result in part malfunction or damage.

**NOTE B:** White ‘dot’ on top left is pin 1 indicator on top of the device package.
## PIN DESCRIPTIONS

<table>
<thead>
<tr>
<th>PIN</th>
<th>NAME</th>
<th>TYPE</th>
<th>FUNCTION</th>
</tr>
</thead>
<tbody>
<tr>
<td>1</td>
<td>M/S</td>
<td>Input</td>
<td>Master/Slave pin for Parallel Operation. Logic low = Master. Logic High = Slave. Use Master mode for standalone operation. Recommended to connect to V3P3 for High and to GND for Low.</td>
</tr>
<tr>
<td>2, 7</td>
<td>GND</td>
<td>Ground</td>
<td>Internally Regulated Supply Ground. Must tie directly to ground plane with a via right next to each pin.</td>
</tr>
<tr>
<td>3, 5, 10, 36</td>
<td>NC</td>
<td>No Connect</td>
<td>NO CONNECT – Do not electrically connect these pins to each other or to any other electrical signal. CAUTION: May be internally connected.</td>
</tr>
<tr>
<td>4</td>
<td>EN</td>
<td>Input</td>
<td>Output Enable. Applying logic high on the ENABLE pin will enable the device and initiate a soft-start. Applying logic low or floating ENABLE disables the output and switching stops.</td>
</tr>
<tr>
<td>6</td>
<td>VIN_OK</td>
<td>Output</td>
<td>Open drain transistor for power system state indication for nominal 12V operation. VIN_OK is logic high when Vin is greater than 9V. This pin can be used to control the ENABLE signals of downstream converters powered by the EC2650QI.</td>
</tr>
<tr>
<td>8</td>
<td>FADJ</td>
<td>Input/Output</td>
<td>Frequency Adjust pin used to set the switching frequency. Connect a 130kΩ resistor from FADJ pin to GND for 100kHz switching frequency.</td>
</tr>
<tr>
<td>9</td>
<td>V3P3</td>
<td>Output</td>
<td>Internal Regulated Supply Output. Connect 0.1µF bypass capacitor from V3P3 to GND.</td>
</tr>
<tr>
<td>11</td>
<td>AVIN</td>
<td>Power</td>
<td>Quiet Input Supply for Controller. Connect to PVIN through an RC filter.</td>
</tr>
<tr>
<td>12</td>
<td>VBOOT</td>
<td>Input/Output</td>
<td>Internal power Supply for high-side drive. Connect a 0.1µF/25V boot-strap capacitor from VBOOT to CFLYN.</td>
</tr>
<tr>
<td>13-18</td>
<td>PVIN</td>
<td>Power</td>
<td>Main Input Supply</td>
</tr>
<tr>
<td>19-21</td>
<td>CFLYP</td>
<td>Input/Output</td>
<td>Positive Terminal of Flying Capacitor</td>
</tr>
<tr>
<td>22-24</td>
<td>VOUT</td>
<td>Output</td>
<td>Converter Output Voltage</td>
</tr>
<tr>
<td>25-27</td>
<td>CFLYN</td>
<td>Input/Output</td>
<td>Negative Terminal of Flying Capacitor</td>
</tr>
<tr>
<td>28-33</td>
<td>PGND</td>
<td>Ground</td>
<td>Power ground for the switching voltage divider</td>
</tr>
<tr>
<td>34</td>
<td>SYNC_O</td>
<td>Output</td>
<td>Synchronizing Clock Output. Provides clock input to EC2650s in Slave Mode from the Master Mode device.</td>
</tr>
<tr>
<td>35</td>
<td>SYNC_I</td>
<td>Input</td>
<td>External Synchronizing Clock Input. Input accepted in Slave Mode from an EC2650QI operating in Master Mode. May be left floating when used in Master mode.</td>
</tr>
<tr>
<td>37</td>
<td>PGND Pad</td>
<td>Ground</td>
<td>Not a perimeter pin. PGND pad under the device.</td>
</tr>
</tbody>
</table>
Datasheet | Intel® Enpirion® Power Solutions: EC2650QI

### PIN NAME TYPE FUNCTION

<table>
<thead>
<tr>
<th>PIN</th>
<th>NAME</th>
<th>TYPE</th>
<th>FUNCTION</th>
</tr>
</thead>
<tbody>
<tr>
<td>38</td>
<td>CFLYN Pad</td>
<td>Input/Output</td>
<td>Not a perimeter pin. Negative Terminal of Flying Capacitor.</td>
</tr>
<tr>
<td>39</td>
<td>VOUT Pad</td>
<td>Output</td>
<td>Not a perimeter pin. Converter Output Voltage.</td>
</tr>
<tr>
<td>40</td>
<td>CFLYP Pad</td>
<td>Input/Output</td>
<td>Not a perimeter pin. Positive Terminal of Flying Capacitor</td>
</tr>
<tr>
<td>41</td>
<td>PVIN Pad</td>
<td>Input</td>
<td>Not a perimeter pin. PVIN pad under the device.</td>
</tr>
</tbody>
</table>

### ABSOLUTE MAXIMUM RATINGS

**CAUTION:** Absolute Maximum ratings are stress ratings only. Functional operation beyond the recommended operating conditions is not implied. Stress beyond the absolute maximum ratings may impair device life. Exposure to absolute maximum rated conditions for extended periods may affect device reliability.

#### Absolute Maximum Pin Ratings

<table>
<thead>
<tr>
<th>PARAMETER</th>
<th>SYMBOL</th>
<th>MIN</th>
<th>MAX</th>
<th>UNITS</th>
</tr>
</thead>
<tbody>
<tr>
<td>Input Supply Voltage – PVIN, AVIN</td>
<td></td>
<td>-0.5</td>
<td>14</td>
<td>V</td>
</tr>
<tr>
<td>Input Voltage – VIN_OK, CFLYN, CFLYP, VOUT</td>
<td></td>
<td>-0.5</td>
<td>VIN</td>
<td>V</td>
</tr>
<tr>
<td>Input Voltage – V3P3, FADJ, M/S, SYNC_I, SYNC_O</td>
<td></td>
<td>-0.5</td>
<td>3.5</td>
<td>V</td>
</tr>
<tr>
<td>Input Voltage – VBOOT</td>
<td></td>
<td>-0.5</td>
<td>VIN + 8</td>
<td>V</td>
</tr>
</tbody>
</table>

#### Absolute Maximum Thermal Ratings

<table>
<thead>
<tr>
<th>PARAMETER</th>
<th>CONDITION</th>
<th>MIN</th>
<th>MAX</th>
<th>UNITS</th>
</tr>
</thead>
<tbody>
<tr>
<td>Maximum Operating Junction Temperature</td>
<td></td>
<td></td>
<td>+150</td>
<td>°C</td>
</tr>
<tr>
<td>Storage Temperature Range</td>
<td>-65</td>
<td></td>
<td>+150</td>
<td>°C</td>
</tr>
<tr>
<td>Reflow Peak Body Temperature</td>
<td>(10 Sec) MSL3 JEDEC J-STD-020A</td>
<td></td>
<td>+260</td>
<td>°C</td>
</tr>
</tbody>
</table>

#### Absolute Maximum ESD Ratings

<table>
<thead>
<tr>
<th>PARAMETER</th>
<th>CONDITION</th>
<th>MIN</th>
<th>MAX</th>
<th>UNITS</th>
</tr>
</thead>
<tbody>
<tr>
<td>HBM (Human Body Model)</td>
<td></td>
<td>±2000</td>
<td></td>
<td>V</td>
</tr>
<tr>
<td>CDM (Charged Device Model)</td>
<td></td>
<td>500</td>
<td></td>
<td>V</td>
</tr>
</tbody>
</table>
## RECOMMENDED OPERATING CONDITIONS

<table>
<thead>
<tr>
<th>PARAMETER</th>
<th>SYMBOL</th>
<th>MIN</th>
<th>MAX</th>
<th>UNITS</th>
</tr>
</thead>
<tbody>
<tr>
<td>Input Voltage Range</td>
<td>$V_{IN}$</td>
<td>8</td>
<td>13.2</td>
<td>V</td>
</tr>
<tr>
<td>Output Voltage Range</td>
<td>$V_{OUT}$</td>
<td>$V_{IN}/2$</td>
<td>$V_{IN}/2$ (1)</td>
<td>V</td>
</tr>
<tr>
<td>Output Current Range</td>
<td>$I_{OUT}$</td>
<td>6</td>
<td></td>
<td>A</td>
</tr>
<tr>
<td>Operating Junction Temperature</td>
<td>$T_J$</td>
<td>-40</td>
<td>+125</td>
<td>°C</td>
</tr>
</tbody>
</table>

### Thermal Characteristics

<table>
<thead>
<tr>
<th>PARAMETER</th>
<th>SYMBOL</th>
<th>TYPICAL</th>
<th>UNITS</th>
</tr>
</thead>
<tbody>
<tr>
<td>Thermal Shutdown</td>
<td>$T_{SD}$</td>
<td>160</td>
<td>°C</td>
</tr>
<tr>
<td>Thermal Shutdown Hysteresis</td>
<td>$T_{SDHYS}$</td>
<td>20</td>
<td>°C</td>
</tr>
<tr>
<td>Thermal Resistance: Junction to Ambient (0 LFM) (2)</td>
<td>$\theta_{JA}$</td>
<td>11</td>
<td>°C/W</td>
</tr>
<tr>
<td>Thermal Resistance: Junction to Case (0 LFM)</td>
<td>$\theta_{JC}$</td>
<td>1</td>
<td>°C/W</td>
</tr>
</tbody>
</table>

(1) $V_{OUT}$ is equal to half of $V_{IN}$ at the VOUT pin and is subject to voltage drop across the VOUT power plane as the load current increases.

(2) Based on 2oz. external copper layers and proper thermal design in line with EJ/JEDEC JESD51-7 standard for high thermal conductivity boards.
ELECTRICAL CHARACTERISTICS

NOTE: \( V_{\text{IN}} = PVIN = 12V \), Minimum and Maximum values are over operating ambient temperature range unless otherwise noted. Typical values are at \( T_A = 25^\circ C \).

<table>
<thead>
<tr>
<th>PARAMETER</th>
<th>SYMBOL</th>
<th>TEST CONDITIONS</th>
<th>MIN</th>
<th>TYP</th>
<th>MAX</th>
<th>UNITS</th>
</tr>
</thead>
<tbody>
<tr>
<td>Operating Input Voltage</td>
<td>PVIN, AVIN</td>
<td>@ ( V_{\text{IN}} = 12V )</td>
<td>8</td>
<td>12</td>
<td>13.2</td>
<td>V</td>
</tr>
<tr>
<td>Operating Boot Strap Voltage</td>
<td>VBOOT</td>
<td>with 0.1( \mu )F capacitor between VBOOT and CFLYN</td>
<td>17</td>
<td></td>
<td></td>
<td>V</td>
</tr>
<tr>
<td>Internal Regulated Supply Output</td>
<td>V3P3</td>
<td>@ ( V_{\text{IN}} = 12V )</td>
<td>3.1</td>
<td>3.3</td>
<td>3.5</td>
<td>V</td>
</tr>
<tr>
<td>Input Under Voltage Lockout Rising</td>
<td>( V_{\text{UVLO}_R} )</td>
<td></td>
<td>6.6</td>
<td>7.2</td>
<td>7.7</td>
<td>V</td>
</tr>
<tr>
<td>Input Under Voltage Lockout Falling</td>
<td>( V_{\text{UVLO}_F} )</td>
<td></td>
<td>6.2</td>
<td>6.7</td>
<td>7.3</td>
<td>V</td>
</tr>
<tr>
<td>VIN_OK Rising</td>
<td>VIN_OK_R</td>
<td></td>
<td>8</td>
<td></td>
<td></td>
<td>V</td>
</tr>
<tr>
<td>VIN_OK Falling</td>
<td>VIN_OK_F</td>
<td></td>
<td>7.7</td>
<td></td>
<td></td>
<td>V</td>
</tr>
<tr>
<td>VIN_OK Sink Capability</td>
<td>VIN_OK_I</td>
<td></td>
<td>1</td>
<td></td>
<td></td>
<td>mA</td>
</tr>
<tr>
<td>Over Voltage Lockout</td>
<td>OVP</td>
<td>12V_{\text{IN}}; ( I_{\text{OUT}} = 0A; f_{\text{SW}} = 100kHz )</td>
<td>13.8</td>
<td>14.2</td>
<td>15</td>
<td>V</td>
</tr>
<tr>
<td>No-Load Operating Current</td>
<td>( I_{\text{OP}} )</td>
<td>( R_{\text{FADJ}} = 130 \text{ K}\Omega )</td>
<td>50</td>
<td></td>
<td></td>
<td>mA</td>
</tr>
<tr>
<td>Shutdown Current</td>
<td>( I_{\text{SD}} )</td>
<td></td>
<td>270</td>
<td></td>
<td></td>
<td>( \mu )A</td>
</tr>
<tr>
<td>Switching Frequency (Internal Oscillator)</td>
<td>( F_{\text{OSC}} )</td>
<td>( R_{\text{FADJ}} = 100 \text{ K}\Omega )</td>
<td>80</td>
<td>100</td>
<td>120</td>
<td>kHz</td>
</tr>
<tr>
<td>Output Voltage Range</td>
<td>( V_{\text{OUT}} )</td>
<td>( 10V \leq V_{\text{IN}} \leq 13.2V, 0A \leq I_{\text{LOAD}} \leq 6A )</td>
<td>0.42( V_{\text{IN}} )</td>
<td>0.5( V_{\text{IN}} )</td>
<td></td>
<td></td>
</tr>
<tr>
<td>Output Impedance</td>
<td>( R_{\text{OUT}} )</td>
<td>( \Delta V_{\text{OUT}}/\Delta I_{\text{LOAD}} )</td>
<td>70</td>
<td></td>
<td></td>
<td>m( \Omega )</td>
</tr>
<tr>
<td>Output Under Voltage Trip Level</td>
<td>( V_{\text{OCP}} )</td>
<td>( V_{\text{IN}} = 12V ); When ( V_{\text{OUT}} ) is below 90% of 0.5( V_{\text{IN}} )</td>
<td>5.4</td>
<td></td>
<td></td>
<td>V</td>
</tr>
<tr>
<td>Over-Current Trip Level</td>
<td>( I_{\text{OCP}} )</td>
<td>( V_{\text{IN}} = 12V ); Based on 70m( \Omega ) Output Impedance</td>
<td>8.5</td>
<td></td>
<td></td>
<td>A</td>
</tr>
<tr>
<td>EN Low Threshold</td>
<td>EN_L</td>
<td></td>
<td>1.2</td>
<td>1.58</td>
<td>2</td>
<td>V</td>
</tr>
<tr>
<td>EN High Threshold</td>
<td>EN_H</td>
<td></td>
<td>1.22</td>
<td>1.62</td>
<td>2.02</td>
<td>V</td>
</tr>
<tr>
<td>PARAMETER</td>
<td>SYMBOL</td>
<td>TEST CONDITIONS</td>
<td>MIN</td>
<td>TYP</td>
<td>MAX</td>
<td>UNITS</td>
</tr>
<tr>
<td>---------------------------</td>
<td>---------</td>
<td>----------------</td>
<td>-------</td>
<td>-------</td>
<td>-------</td>
<td>-------</td>
</tr>
<tr>
<td>EN Hysteresis</td>
<td>EN_HYS</td>
<td></td>
<td></td>
<td></td>
<td>20</td>
<td>mV</td>
</tr>
<tr>
<td>M/S Input Logic Low</td>
<td>M/S_I_VIL</td>
<td></td>
<td>-0.3</td>
<td>0.3</td>
<td></td>
<td>V</td>
</tr>
<tr>
<td>M/S input Logic High</td>
<td>M/S_I_VIH</td>
<td>V3P3-0.6</td>
<td>V3P3</td>
<td>V3P3 +0.3</td>
<td>V</td>
<td></td>
</tr>
<tr>
<td>SYNC_I Logic Low</td>
<td>SYNC_I_L</td>
<td></td>
<td>0.3</td>
<td></td>
<td></td>
<td>V</td>
</tr>
<tr>
<td>SYNC_I Logic High</td>
<td>SYNC_I_H</td>
<td></td>
<td>1.8</td>
<td>3.3</td>
<td></td>
<td>V</td>
</tr>
<tr>
<td>SYNC_O Logic Low</td>
<td>SYNC_O_L</td>
<td></td>
<td>0.3</td>
<td></td>
<td></td>
<td>V</td>
</tr>
<tr>
<td>SYNC_O Logic High</td>
<td>SYNC_O_H</td>
<td>@ 1mA</td>
<td>V3P3-0.6</td>
<td></td>
<td></td>
<td>V</td>
</tr>
<tr>
<td>Current Balance (3)(4)</td>
<td>△I_OUT</td>
<td>With 2 to 4 Converters in Parallel, the Difference Between Nominal and Actual Current Levels.</td>
<td>+/-10</td>
<td></td>
<td></td>
<td>%</td>
</tr>
</tbody>
</table>

(3) Parameter not production tested but is guaranteed by design.

(4) Current Balance in Master/Slave parallel operation is dependent on layout and closeness of PVIN, PGND and VOUT.
TYPICAL PERFORMANCE CURVES

Efficiency vs. Output Current

Conditions:
- VIN = 12V
- TA = 25°C
- fsw = 100kHz

Efficiency vs. Output Current

Conditions:
- VIN = 12V
- TA = 85°C
- fsw = 100kHz

VOUT vs IOUT

 Conditions:
- VIN = 12V
- TA = -40°C
- TA = 25°C
- TA = 85°C

VOUT vs VIN

Conditions:
- No Load
- Load = 3A
- Load = 6A
- TA = -40°C
- TA = 25°C
- TA = 85°C
TYPICAL PERFORMANCE CURVES (CONTINUED)

**Output Impedance vs. Input Voltage**

- **Conditions**
  - TA = 85°C
  - TA = 25°C
  - TA = -40°C

**Current Limit vs. Input Voltage**

- **Conditions**
  - fsw = 100kHz
  - CFLYN = 3 x 47µF
  - COUT = 3 x 47µF

**OVP Threshold vs. Temperature**

- **Conditions**
  - fsw = 100kHz
  - CFLYN = 3 x 47µF
  - COUT = 3 x 47µF

**UVLO Threshold vs. Temperature**

- **Conditions**
  - LOAD = 0A
  - fsw = 100kHz
  - CFLYN = 3 x 47µF
  - COUT = 3 x 47µF

**VIN_OK Threshold vs. Temperature**

- **Conditions**
  - LOAD = 0A
  - fsw = 100kHz
  - CFLYN = 3 x 47µF
  - COUT = 3 x 47µF

**Switching Frequency vs. RFADJ**

- **Conditions**
  - VIN = 12V
TYPICAL PERFORMANCE CHARACTERISTICS

Enable Startup with 6A Load

Enable Shutdown with 6A Load

PVIN Startup at 6A Load

Startup and Shutdown at 6A Load

Switching Waveforms at 0A Load

Switching Waveforms at 6A Load
TYPICAL PERFORMANCE CHARACTERISTICS (CONTINUED)

Output Ripple at 20MHz Bandwidth

Conditions
- VIN = 12V
- COUT = 3x47µF + 2x 0.47µF
- CFLY = 3x47µF
- No Load

VOUT (AC COUPLED)

Input Over-Voltage Protection

Conditions
- VIN = 14.3V
- IOUT = 6A
- CFLY = 3x47µF
- COUT = 3x47µF + 5x100µF

OVP Switching Stops

Thermal Shutdown Recovery

Conditions
- VIN = 12V
- LOAD = 6A
- CFLY = 3 x 47µF
- COST = 5 x 100µF

Short Circuit Recovery

Conditions
- VIN = 12V
- LOAD = 6A
- CFLY = 3 x 47µF + 5 x 100µF

VOUT is Shorted
VOUT is Not Shorted Anymore

Fast PVIN Startup into 6A Load

Conditions
- VIN = 12V, IOUT = 6A
- CFLY = 3 x 47µF + 5 x 100µF
- COUT = 3 x 47µF + 5 x 100µF

PVIN

EN

VOUT

Load
TYPICAL PERFORMANCE CHARACTERISTICS (CONTINUED)

Parallel Operation with Load = 6A

- CONDITIONS
  - VIN = 12V
  - COUT = 3x47µF
  - CFLY = 3x47µF
  - Load = 6A

- MASTER = 3A
- SLAVE = 3A

Parallel Operation with Load = 12A

- CONDITIONS
  - VIN = 12V
  - COUT = 3x47µF
  - CFLY = 3x47µF
  - Load = 12A

- MASTER = 6A
- SLAVE = 6A

Parallel Operation CFLYN Waveform

- CONDITIONS
  - VIN = 12V
  - COUT = 3x47µF
  - CFLY = 3x47µF
  - Load = 12A

Parallel Operation CFLYP Waveform

- CONDITIONS
  - VIN = 12V
  - COUT = 3x47µF
  - CFLY = 3x47µF
  - Load = 12A

Parallel Operation CFLYN Delay

- CONDITIONS
  - VIN = 12V
  - COUT = 3x47µF
  - CFLY = 3x47µF
  - Load = 12A

Parallel Operation CFLYP Delay

- CONDITIONS
  - VIN = 12V
  - COUT = 3x47µF
  - CFLY = 3x47µF
  - Load = 12A
FUNCTIONAL DESCRIPTION

Bus Voltage Divider

The EC2650QI is an open loop bus voltage divider. It generates an output voltage which is approximately half the input voltage value. The device uses switched capacitors to divide the input voltage by a factor of 2. External capacitors are charged in series during one half of a clock cycle and the capacitors are then connected in parallel during the second half of the clock cycle. The output voltage depends on the input voltage and the load current. The EC2650QI will divide the input voltage by 2 at very high efficiency up to 6A. It can also be paralleled together with other EC2650QI devices to support higher currents (4 devices can parallel to support up to 24A). This device has been designed specifically for use with Intel Enpirion point-of-load products for output voltage regulation.

The Voltage Divider has the following features:

- Output voltage soft-start
- Over-current and short circuit protection
- Thermal shutdown with hysteresis
- Input under-voltage lockout
- VIN_OK indicator signal
- Parallel operation with 2 or more devices to support higher currents
Theory of Operation

The EC2650 uses external capacitors $C_{FLY}$ and $C_{OUT}$ to divide down the input voltage by alternately switching Q1 and Q3, then Q2 and Q4. This alternately configures $C_{OUT}$ and $C_{FLY}$ between series and in parallel connections. The switches Q1 and Q3 are closed during the first phase of each cycle arranging the capacitors in series. A blank time is then asserted to ensure no cross conduction happens. During the second phase, Q2 and Q4 are closed and the capacitors are configured in parallel, thus disconnecting from the input. By connecting the CFLY and COUT capacitors in series and then in parallel at 50% duty cycle, the output voltage will be 50% of the input voltage (at no load).

Soft-Start Operation

Soft start is a means to reduce the in-rush current when the device is enabled. When the device is enabled by ramping up the input voltage, and the output capacitors are discharged, a large current flow is averted by modulating the gate drive of the NFET during the soft-start interval. This interval is pre-programmed and not user programmable. Once enabled, the device will achieve its nominal output voltage in around 3.2ms.

Over-Current Protection

The over-current function is achieved by sensing the output voltage with respect to its input voltage. Due to inherent output impedance ($R_{OUT} \sim 70m\Omega$), the output voltage is a function of the input voltage and the output current. As output current increases, the output voltage will decrease. An over-current state is entered when the device is out of soft-start and the output voltage drops below $\sim 90\%$ of the expected voltage ($V_{OUT\_EXPECTED} = 0.5V_{IN}$). The expected current limit is around 8.5A.

$$V_{OUT\_OCP} = 0.9V_{OUT\_EXPECTED} = 0.45V_{IN}$$

The controller will disable switching during this over-current state and then initiate a fresh soft-start. The device will continue cycling through soft-start as long as the over-current or short circuit condition exists. Proper layout and decoupling should be followed to ensure output current limit is within specifications in the Electrical Characteristics table. Figure 6 shows the simplified over-current protection circuit.
Thermal Shutdown Protection

Thermal shutdown will disable operation when the junction temperature exceeds 160°C. Once the junction temperature drops by its hysteresis of 20°C, the converter will re-start with a normal soft-start. This ensures protection for the device in case of elevated temperature levels. Note that operating at temperature levels higher than its maximum operating range may reduce reliability of the device and is not recommended.

Input Under-Voltage Lock-Out (UVLO)

When the device's input voltage falls below UVLO, switching is disabled to prevent operation at insufficient voltage levels. During startup, the UVLO circuit ensures that the converter will not start switching until the input voltage is above the specified minimum voltage. Hysteresis and input de-glitch circuits are incorporated in order to ensure high noise immunity and prevent a false trigger in the UVLO voltage region.

Input Power OK Flag (VIN_OK)

The VIN_OK is an open drain signal to indicate that the input voltage is sufficient for operation. VIN_OK may be tied high to the 3.3V voltage rail (V3P3) of the device or tied to other external rails through a 100k resistor. VIN_OK is asserted high when the rising input voltage reaches approximately 8V.

Parallel Operation (Master/Slave)

The EC2650QI may be paralleled together to support higher output currents. For parallel operation, the device may be configured to Master Mode or Slave Mode by pulling the M/S pin low (Master) or high (Slave). In Master mode, the internal switching frequency of the Master device is output through the SYNC_O pin, which can be connected to the SYNC_I pin(s) of other Slave device(s). The Master’s clock signal is used to synchronize the gate drives of other EC2650QI devices for parallel operation. Slaves do not have an output signal on their SYNC_O pin(s). There is no limit to how many EC2650QI may be used in parallel, but since the devices do not actively current balance, the current distribution depends on board layout. Some devices will incur higher or lower current depending on trace impedance. Due to this restriction, careful attention would need to be paid when using more than 4 devices in parallel operation.
Figure 7: 12V$_{IN}$ Parallel Operation with 66W Capability

(Up to 132W when using 4 devices)
EMI Performance

Due to changing voltage signals within switching voltage converters, electromagnetic interference (EMI) may cause interference to other circuits in a system. As a result, the EMI performance should be measured. The EC2650QI EMI performance graph is compared to the CISPR 22 Class B 3M specification in Figure 8. Due to edge softening switching technology within the EC2650QI, voltage over-shoots are minimized. As a result, the EMI performance is well within the specification of CISPR 22 Class B at 3 meters.

**Figure 8: Output Voltage vs. Output Current**

Due to changing voltage signals within switching voltage converters, electromagnetic interference (EMI) may cause interference to other circuits in a system. As a result, the EMI performance should be measured. The EC2650QI EMI performance graph is compared to the CISPR 22 Class B 3M specification in Figure 8. Due to edge softening switching technology within the EC2650QI, voltage over-shoots are minimized. As a result, the EMI performance is well within the specification of CISPR 22 Class B at 3 meters.
APPLICATION INFORMATION

Output Voltage Regulation

The output voltage is a function of the input voltage and output current. The device has an inherent output impedance of ($R_{OUT} \sim 70\,\text{m}\Omega$). As output current increases, the output voltage will decrease. Since the impedance increases with temperature, the output voltage drop at higher temperatures will be higher than at lower temperatures. The EC2650QI has a fixed duty cycle of 50%.

$$V_{OUT\_EXPECTED} = 0.5V_{IN} - I_{OUT} \times R_{OUT}$$

Frequency Adjustment

The device is optimized to run at 100 kHz switching frequency (with $R_{FADJ} = 130\,\text{k}\Omega$) independent of load current. The internal oscillator frequency can be adjusted by altering the value of the resistor between the FADJ pin and AGND (see chart below). Higher switching frequency can reduce output ripple at the cost of lower efficiency. Since current limit is based on output voltage level, the current limit will increase slightly with higher switching frequency, due to lower output ripple.

Figure 9: Output Voltage vs. Output Current

Figure 10: Recommended $R_{FADJ}$ vs. Switching Frequency


**Input Capacitor Selection**

The input of EC2650QI voltage divider can be noisy and should be decoupled properly in order to reduce switching voltage ripple. In addition, input parasitic line inductance can attribute to higher input voltage ripple. The EC2650QI requires a minimum of 3 x 22µF 0805 input capacitors. As the distance of the input power source to the input of the EC2650QI is increased, it is recommended to increase input capacitance in order to mitigate the line inductance from the source. Input bulk capacitors, such as electrolytic or tantalum, has significant capacitance for their size and will help reduce system level noise. For applications where the input power source is far away, bulk capacitors should be in consideration. Low-ESR ceramic capacitors should be used near the input pin. The dielectric must be X5R or X7R rated and the size must be at least 0805 (EIA) due to derating. In general, larger case size offers higher effective capacitance over the same DC bias. Y5V or equivalent dielectric formulations must not be used as these lose too much capacitance with frequency, temperature and bias voltage. In some applications, lower value capacitors are needed in parallel with the larger capacitors in order to provide high frequency decoupling. Larger electrolytic or tantalum bulk capacitors may be used in conjunction to increase total input capacitance but should not be used solely as a replacement for the ceramic capacitors.

<table>
<thead>
<tr>
<th>DESCRIPTION</th>
<th>MFG</th>
<th>P/N</th>
</tr>
</thead>
<tbody>
<tr>
<td>22µF ±20%, 16V X5R, 0805</td>
<td>Taiyo Yuden</td>
<td>EMK212BBJ226MG-T</td>
</tr>
<tr>
<td></td>
<td>Murata</td>
<td>GRM21BR61C226ME44</td>
</tr>
<tr>
<td></td>
<td>TDK</td>
<td>C2012X5R1C226M</td>
</tr>
<tr>
<td>22µF ±20%, 16V X5R, 1206</td>
<td>Taiyo Yuden</td>
<td>EMK316ABJ226MD-T</td>
</tr>
<tr>
<td></td>
<td>Murata</td>
<td>GRM31CR61C226ME15</td>
</tr>
<tr>
<td></td>
<td>TDK</td>
<td>C3216JB1C226M160AB</td>
</tr>
</tbody>
</table>

**Output Capacitor Selection**

The output ripple of the EC2650QI voltage divider can be attributed to its switching frequency and output decoupling. The lower the frequency, the higher the output ripple and the higher the output capacitance, the lower the output ripple. The EC2650QI requires a minimum of 3 x 47µF/10V 0805 output capacitors. Additional output capacitance will reduce output ripple; however, excessive output capacitance may cause the current limit protection to activate during soft-start operation. It is recommended to keep the total output capacitance under 600µF. Low ESR ceramic capacitors should be used. The dielectric must be X5R or X7R rated and the size must be at least 0805 (EIA) due to derating. In general, larger case size offers higher effective capacitance over the same DC bias. Y5V or equivalent dielectric formulations must not be used as these lose too much capacitance with frequency, temperature and bias voltage.
Table 2: Recommended Output Capacitors

<table>
<thead>
<tr>
<th>DESCRIPTION</th>
<th>MFG</th>
<th>P/N</th>
</tr>
</thead>
<tbody>
<tr>
<td>47µF ±20%, 10V, X5R, 0805</td>
<td>Taiyo Yuden</td>
<td>LMK212BBJ476MG-T</td>
</tr>
<tr>
<td></td>
<td>Murata</td>
<td>GRM21BR61A476ME15</td>
</tr>
<tr>
<td>47µF ±20%, 10V, X5R, 1206</td>
<td>Taiyo Yuden</td>
<td>LMK316ABJ476ML-T</td>
</tr>
<tr>
<td></td>
<td>Murata</td>
<td>GRM31CR61A476ME15</td>
</tr>
<tr>
<td></td>
<td>TDK</td>
<td>C3216X5R1A476M160AB</td>
</tr>
</tbody>
</table>

CFLY Capacitor Selection

The CFLY capacitors are placed between the CFLYP and CFLYN pins. The EC2650QI requires a minimum of 3 x 47µF/10V 0805 output capacitors. Low ESR ceramic capacitors should be used. The dielectric must be X5R or X7R rated and the size must be at least 0805 (EIA) due to derating. In general, larger case size offers higher effective capacitance over the same DC bias. Y5V or equivalent dielectric formulations must not be used as these lose too much capacitance with frequency, temperature and bias voltage.

Table 3: Recommended CFLY Capacitors

<table>
<thead>
<tr>
<th>DESCRIPTION</th>
<th>MFG</th>
<th>P/N</th>
</tr>
</thead>
<tbody>
<tr>
<td>47µF ±20%, 10V, X5R, 0805</td>
<td>Taiyo Yuden</td>
<td>LMK212BBJ476MG-T</td>
</tr>
<tr>
<td></td>
<td>Murata</td>
<td>GRM21BR61A476ME15</td>
</tr>
<tr>
<td>47µF ±20%, 10V, X5R, 1206</td>
<td>Taiyo Yuden</td>
<td>LMK316ABJ476ML-T</td>
</tr>
<tr>
<td></td>
<td>Murata</td>
<td>GRM31CR61A476ME15</td>
</tr>
<tr>
<td></td>
<td>TDK</td>
<td>C3216X5R1A476M160AB</td>
</tr>
</tbody>
</table>
THERMAL CONSIDERATIONS

Thermal considerations are important elements of power supply design. Whenever there are power losses in a system, the heat that is generated by the power dissipation needs to be taken into account. The Intel Enpirion PowerSoC technology helps alleviate some of those concerns.

The EC2650QI DC-DC converter is packaged in a 5.5mm x 5.5mm x 0.9mm 36-pin QFN package. The QFN package is constructed with copper lead frames that have exposed thermal pads. The exposed thermal pad on the package should be soldered directly on to a copper ground pad on the printed circuit board (PCB) to act as a heat sink. The recommended maximum junction temperature for continuous operation is 125°C. Continuous operation above 125°C may reduce long-term reliability. The device has a thermal overload protection circuit designed to turn off the device at an approximate junction temperature value of 160°C.

The following example and calculations illustrate the thermal performance of the EC2650QI with the following parameters:

\[
\begin{align*}
V_{\text{IN}} &= 12\,\text{V} \\
V_{\text{OUT}} &= 6\,\text{V} \,\text{(drops to ~5.5V at } I_{\text{OUT}} = 6\,\text{A)} \\
I_{\text{OUT}} &= 6\,\text{A}
\end{align*}
\]

First, calculate the output power.

\[
P_{\text{OUT}} = V_{\text{OUT}} \times I_{\text{OUT}} = 5.5\,\text{V} \times 6\,\text{A} = 33\,\text{W}
\]

Next, determine the input power based on the efficiency (\(\eta\)) shown in Figure 11.

\[
\eta = \frac{P_{\text{OUT}}}{P_{\text{IN}}} = 92\% = 0.92
\]

\[
P_{\text{IN}} = \frac{P_{\text{OUT}}}{\eta} = \frac{33\,\text{W}}{0.92} \approx 35.9\,\text{W}
\]

The power dissipation (\(P_{\text{D}}\)) is the power loss in the system and can be calculated by subtracting the output power from the input power.
With the power dissipation known, the temperature rise in the device may be estimated based on the theta JA value ($\theta_{JA}$). The $\theta_{JA}$ parameter estimates how much the temperature will rise in the device for every watt of power dissipation. The EC2650QI has a $\theta_{JA}$ value of 11°C/W without airflow.

Determine the change in temperature ($\Delta T$) based on $P_D$ and $\theta_{JA}$.

\[
\Delta T = P_D \times \theta_{JA}
\]

\[
\Delta T \approx 2.9 W \times 11^\circ C/W \approx 31.9^\circ C
\]

The junction temperature ($T_J$) of the device is approximately the ambient temperature ($T_A$) plus the change in temperature. We assume the initial ambient temperature to be 25°C.

\[
T_J = T_A + \Delta T
\]

\[
T_J \approx 25^\circ C + 31.9^\circ C \approx 56.9^\circ C
\]

The maximum operating junction temperature ($T_{JMAX}$) of the device is 125°C, so the device can operate at a higher ambient temperature. The maximum ambient temperature ($T_{AMAX}$) allowed can be calculated.

\[
T_{AMAX} = T_{JMAX} - P_D \times \theta_{JA}
\]

\[
\approx 125^\circ C - 31.9^\circ C \approx 93.1^\circ C
\]

The maximum ambient temperature the device can reach is 93°C given the input and output conditions. Note that the efficiency will be slightly lower at higher temperatures and this calculation is an estimate.
APPLICATION CIRCUIT

Figure 12: Typical Standalone Application Circuit (~33W, 5.5V<sub>OUT</sub> @ 6A)
Figure 13: Parallel Operation Typical Circuit (~66W, 5.5V\textsubscript{OUT} @ 12A)
LAYOUT RECOMMENDATIONS

Figure 14 shows critical components and layer 1 traces of a recommended minimum footprint EC2650QI layout. ENABLE and other small signal pins need to be connected and routed according to specific customer application. Visit the Enpirion Power Solutions website at www.intel.com/enpirion for more information regarding layout. Please refer to this Figure 14 while reading the layout recommendations in this section.

Recommendation 1: Input and output filter capacitors should be placed on the same side of the PCB, and as close to the EC2650QI package as possible. They should be connected to the device with very short and wide traces. Do not use thermal reliefs or spokes when connecting the capacitor pads to the respective nodes. The +V and GND traces between the capacitors and the EC2650QI should be as close to each other as possible so that the gap between the two nodes is minimized, even under the capacitors.

Recommendation 2: The PGND connections for the input and output capacitors on layer 1 need to be wide traces and filled with vias to the 2nd layer ground plane. This ensures lowest impedance possible between input and output ground.
Recommendation 3: The system ground plane should be the first layer immediately below the surface layer. This ground plane should be continuous and un-interrupted below the converter and the input/output capacitors.

Recommendation 4: The large pads (PGND, CFLYN, VOUT, CFLYP, PVIN) underneath the component should be connected to their respective pins with as many vias as possible. In order to reduce excessive solder from bridging between the large pads, follow the stencil size as shown by the blue boxes inside the large pads in Figure 14. The large pads provides lower impedance from inside the package to the outside connections as well as help with power dissipation due to the amount of metal present.

Recommendation 5: As shown in Figure 14, VOUT is brought out from its pins on another layer. Be sure that the connection from VOUT pin to the output caps is as thick and wide as possible in order to reduce resistance.

Recommendation 6: As shown in Figure 14, the input ground is connected to the PGND pins through the 2nd layer ground plane with as many vias as possible. This ensures that the input and output ground connections have as low resistance as possible while also minimizing the total solution layout.

Recommendation 7: AVIN is the power supply for the small-signal control circuits. It should be connected to the input voltage at a quiet point. In Figure 14, this connection is made at the input capacitor furthest away from the PVIN pins. The AVIN also has a RC filter (30.1Ω and 10µF) close to its pin.

Recommendation 8: Follow all the layout recommendations as close as possible to optimize performance. Not following layout recommendations can complicate designs and create anomalies different than the expected operation of the product.
Figure 15: Landing Pattern with Solder Stencil (Top View)

The solder stencil aperture for the thermal PGND pad is shown in Figure 15 and is based on Enpirion power product manufacturing specifications.
PACKAGE DIMENSIONS

Figure 16: EC2650QI Package Dimensions

Packing and Marking Information:

REVISION HISTORY

<table>
<thead>
<tr>
<th>Rev</th>
<th>Date</th>
<th>Change(s)</th>
</tr>
</thead>
<tbody>
<tr>
<td>A</td>
<td>March, 2019</td>
<td>Initial Datasheet</td>
</tr>
</tbody>
</table>

WHERE TO GET MORE INFORMATION

For more information about Intel® and Enpirion® PowerSoCs, visit:

www.intel.com/enpirion

© 2019 Intel Corporation. All rights reserved. Intel, the Intel logo, Altera, ARRIA, CYCLONE, ENPIRION, MAX, MEGACORE, NIOS, QUARTUS, and STRATIX words and logos are trademarks of Intel Corporation or its subsidiaries in the U.S. and/or other countries. Other marks and brands may be claimed as the property of others. Intel reserves the right to make changes to any products and services at any time without notice. Intel assumes no responsibility or liability arising out of the application or use of any information, product, or service described herein except as expressly agreed to in writing by Intel. Intel customers are advised to obtain the latest version of device specifications before relying on any published information and before placing orders for products or services.

* Other marks and brands may be claimed as the property of others.