Exploiting Unstructured Sparsity on Next-Generation Datacenter Hardware

Mike Ashby, Christiaan Baaij, Peter Baldwin, Martijn Bastiaan, Oliver Bunting, Aiken Cairncross, Christopher Chalmers, Liz Corrigan, Sam Davis, Nathan van Doorn, Jon Fowler, Graham Hazel, Basile Henry, David Page, Jonny Shipton, Shaun Steenkamp

myrtle.ai

Abstract—Recurrent neural networks (RNNs) form a significant proportion of data center deep learning inference (29% [1]). This includes workloads like machine translation, speech synthesis and speech transcription. Such models can be substantially compressed, reducing computational cost. In this paper we show, with explicit reference to a benchmark transcription model, how to train such models to very high levels of sparsity (greater than 95%) with minimal loss of accuracy (less than 0.2%). We then present our scalable tile-based accelerator architecture, which can exploit the unstructured sparsity of such models to accelerate inference. We demonstrate the performance of our MAU accelerator on an Intel® Stratix® 10 FPGA [2] data center board highlighting this platform as an ideal target for data center RNN inference tasks. We demonstrate how algorithm-accelerator co-design can achieve extremely high performance on models with high levels of unstructured sparsity.

I. INTRODUCTION

Myrtle’s five year focus on Deep Neural Network acceleration (DNN) has enabled the company to build up a thorough knowledge of a diverse range of machine learning workloads. The company has focused its efforts on creating optimized recurrent neural networks. Today, Myrtle is a leading expert in the creation of optimized implementations for cloud-based speech applications, a fact recognized with their codebase and models being provided as the speech inference benchmark for the MLPerf consortium.

Deep learning inference demands are rapidly growing as companies increasingly incorporate these powerful, but computationally challenging, systems into their infrastructure and products [2]–[5]. Facebook notes that a “significant fraction of the future demand is expected to come from workloads corresponding to DL [deep learning] inference” and show a nearly 4× rise in server demand for deep learning inference over 7 quarters [4]. Furthermore, Google has previously projected a need to double their total number of data centers in order to meet the computational demands imposed by people using 3 minutes of voice search per day [1].

Recent recurrent networks have achieved state-of-the-art results in language modelling [6]–[10], speech recognition [11]–[13], speech synthesis [14]–[16] and machine translation [17]. Productionized versions of these models typically contain tens to hundreds of millions of parameters but some have been scaled to billions of parameters given enough data [4], [10], [18]. Increasing the size of a model also increases its compute and memory requirements. Reducing the computational cost of these models translates directly to cost and energy savings for service operators.

At the same time, the rate at which general-purpose processors are improving is decreasing. This is due to technological factors such as the end of Dennard scaling and slowdown of Moore’s law, architectural factors such as the inability to further exploit instruction level parallelism and parallel processing due to Amdahl’s law, and because of a shift in the computing paradigm away from traditional desktop computers to mobile and hyperscale computing [19].

The combination of increasing inference demand, the trend towards larger models and hence their increasing computational and memory requirements, and a decreasing rate of improvement in general-purpose processors means that hardware must be scaled out or sub-optimal models deployed in order to meet peak throughput and minimum latency targets. Scaling out is an expensive proposition, requiring huge capital expense to provide infrastructure in addition to computing hardware. The data center sector is estimated to account for 1.4% of global electricity consumption [20], therefore performance-per-watt improvements in processing have significant impact at scale.

An alternative solution is the use of specialized accelerators designed for deep learning inference. This enables the joint optimization of the model, numerics, and hardware platform resulting in performance gains – latency, throughput, and performance-per-watt – beyond that achievable through optimization of any one of the individual components alone [21]. However, the use of an application-specific integrated circuit (ASIC) may not be desirable. Model architectures, numerics, and other optimization techniques are developing rapidly meaning an ASIC can quickly become obsolete. Furthermore, if the ASIC is unable to be utilized for anything other than the acceleration of today’s deep learning models then a significant amount of resources may sit idle the majority of the time due to diurnal and annual load cycles.

Field-programmable gate arrays (FPGAs) can be used to accelerate deep learning inference whilst avoiding these issues. They are dynamically reconfigurable which enables the rapid iteration and adoption of the latest models, numerics, and other optimizations. This also ensures that the underutilization of resources is avoided as they can be reconfigured to perform other tasks during periods of low load.

In this paper we apply two simple optimization techniques,
that have minimal impact on final test accuracy and are applicable to a wide range of neural networks, to a speech transcription model – DeepSpeech [11] – that is representative of recurrent neural networks deployed in production systems today. We show how these optimizations enable the model to be deployed with Myrtle’s MAU accelerator, a high-performance sparse linear algebra accelerator running on an Intel® Stratix® 10 FPGA. The accelerator achieves low-latency processing at batch-size 1.

II. Speech to Text Algorithm

Speech to Text (STT) is the task of transcribing an acoustic speech signal into a sequence of characters or words. Effective Speech to Text processing has been demonstrated by Baidu’s DeepSpeech model. The DeepSpeech model is a neural network architecture for speech recognition [11]. The network contains 5 hidden layers — the first three are fully connected, the fourth is a bi-directional recurrent layer that uses an LSTM cell and the fifth is a fully connected layer. After the fifth hidden layer there is an additional softmax output layer that computes a probability distribution over the desired output alphabet. This architecture is summarized in TABLE I where the # Parameters column refers to the specific model we discuss in this report that uses a hidden size of 2048.

A preprocessing step is applied to the input audio stream prior to the network’s application. This slides a window of length 25ms over the input audio sequence with a stride of 20ms. 26 Mel-frequency cepstral coefficients (MFCCs) are computed for the audio contained within the window at each position. The \( t^{th} \) input to the network is a vector of length 494. This is a concatenation of the 26 MFCCs computed at the \( t^{th} \) window position plus the vectors of MFCCs computed over the 9 preceeding and 9 succeeding window locations.

The network is applied to this input sequence of vectors to produce an output sequence of the same length. A connectionist temporal classification (CTC) beam search decoder converts from this output sequence of probability distributions over characters in an alphabet to a single sequence of words [22].

### TABLE I

<table>
<thead>
<tr>
<th>Layer</th>
<th>Type</th>
<th># Parameters (M)</th>
</tr>
</thead>
<tbody>
<tr>
<td>0</td>
<td>Input</td>
<td>-</td>
</tr>
<tr>
<td>1</td>
<td>Fully Connected</td>
<td>1.01</td>
</tr>
<tr>
<td>2</td>
<td>Fully Connected</td>
<td>4.20</td>
</tr>
<tr>
<td>3</td>
<td>Fully Connected</td>
<td>8.39</td>
</tr>
<tr>
<td>4</td>
<td>Bidirectional LSTM</td>
<td>100.70</td>
</tr>
<tr>
<td>5</td>
<td>Fully Connected</td>
<td>8.39</td>
</tr>
<tr>
<td>6</td>
<td>Softmax Output</td>
<td>0.06</td>
</tr>
<tr>
<td>Total</td>
<td></td>
<td>122.75</td>
</tr>
</tbody>
</table>

III. Model Compression

Model compression reduces the size of the model in order to reduce computational cost and memory bandwidth. This reduces the requirements of the processing platform either by reducing execution time for the algorithm or reducing the circuit size required. Both of these reduce power consumption and operating cost.

We utilize two orthogonal forms of model compression: sparsity and quantization. We utilize these techniques without significant degradation in algorithmic performance.

A. Sparsity

Inducing sparsity within a model decreases the total effective number of parameters by explicitly setting some to zero. With suitable hardware support this significantly improves the effective arithmetic intensity of the system as computations involving parameters with zero values can be implicitly executed without a memory access or multiplication. Furthermore, these parameters do not need to be stored, reducing the overall memory requirements. When targetting an FPGA platform, this enables the storage of weights entirely in on-chip RAM.

Pruning techniques are an effective class of methods that induce sparsity within a model. Let the importance, or saliency, of a parameter be the size of the increase in the loss or error function if that parameter were to be set to zero. Parameters with higher saliency will cause the error to increase more when removed. Pruning techniques remove the parameters with lowest saliency. However, finding these parameters is a non-trivial problem [23].

In this paper we discuss and apply magnitude-based pruning. This is a specific pruning technique that has been successfully used to induced high-levels of sparsity in a variety of neural networks [23–30]. It makes the non-trivial problem tractable by assuming that a parameter’s magnitude closely approximates it’s saliency and hence finding the least salient parameters reduces to either a linear scan through, or sort of, the model’s parameter vector which are \( O(n) \) and \( O(n \log n) \) operations respectively.

We modify the model’s original training loop to incorporate magnitude-based pruning. The model is first trained as per the original scheme for a number of epochs. The remaining epochs are altered such that an increasing percentage of the least salient parameters are set to zero each time a certain number of steps are performed. This gradually increases the sparsity of the network from 0% up to the target sparsity percentage. This procedure is outlined in Algorithm I.
Algorithm 1 Magnitude-based Pruning Training Loop

```java
# init mask for each parameter vector to prune
for θᵢ ← model.to_prune do
    Mᵢ ← J(θᵢ.size)
end for

# train network, gradually increasing sparsity
sparsity ← 0.0
for epoch ← {1, 2, ..., n_epochs} do
    for step, sample ← enumerate(data) do
        # update sparsity, masks and pruned parameters
        sparsity ← schema(epoch, step)

        for θᵢ ← model.to_prune do
            Mᵢ ← update_mask(θᵢ, Mᵢ)
            θᵢ ← θᵢ ⊙ Mᵢ
        end for

        # exec forward, backward passes and update params
        train_step(model, data)
    end for
end for
```

Algorithm 1 creates a binary mask vector $Mᵢ$ for each parameter vector $θᵢ$ that is to be pruned. The masks initially contain all ones. The sparsity is gradually increased according to a sparsity schema that returns a % for a given epoch and step during training.

Fig. 1 summarizes the effect of this process on the distribution of the network’s parameters. We modify the training hyperparameters during this process to maximize performance on the validation data. This work is an advancement on [31].

Results are presented in Section V-A. This method of training sparsity into the model results in unstructured sparsity. We do not require that specific sparsity patterns are created into the model for the accelerator proposed. This allows weights to remain at non-zero, where most significant to algorithm performance.

### B. Quantization

Quantizing a model reduces the number of bits used to represent each parameter and/or each activation during inference. In this paper we quantize both the IEEE 754 single-precision floating-point weights and activations of the original model to 8-bit integers. This reduces the size of the model by a factor of 4 resulting in an immediate $4 \times$ improvement in arithmetic intensity and a $4 \times$ decrease in data bandwidth requirement. In turn this results in a smaller circuit design, and the ability to store weights in on-chip memory, consuming less power than reading from external DRAM memory. [4], [32], [33].

We base our quantization schema on that presented in [34], which is further described in [32], that has been shown to be applicable to a wide range of models including MobileNet v1 and v2, Inception v3, ResNet 50 and 152, and Google Neural Machine Translation (GNMT) [17]. We use a per-layer symmetric linear quantization scheme for the weights where a 32-bit floating-point value $x$ is mapped to an 8-bit integer $x_Q \in \{−128, −127, \ldots, 127\}$. This schema is defined in (1) where $Δ$ is the scale value computed based on the largest absolute value in the weight vector being quantized. We ensure that the pruned weights in the original 32-bit floating-point vector remain set to zero after the quantization process.

$$ x_Q = \text{clamp} \left( \text{round} \left( \frac{x}{\Delta} \right), -128, 127 \right) \quad (1) $$

The weights tend to be symmetric around zero hence we apply a symmetric quantization schema. This is not true for activations — layers followed by a ReLU activation function produce vectors that only contain non-negative values. We therefore use an asymmetric linear quantization scheme for the activations where a 32-bit floating-point value $x$ is mapped to an 8-bit integer $x_Q \in \{0, 1, \ldots, 255\}$. This schema is detailed in (2) where the zero point $z$ and scale $Δ$ are computed based on an exponential moving average of the smallest and largest activations taken over a small sample of the training dataset.

$$ x_Q = \text{clamp} \left( \text{round} \left( \frac{x}{\Delta} \right) + z, 0, 255 \right) \quad (2) $$

We apply our quantization scheme after the modified training procedure, as described in Section III-A has finished.

### IV. AN UNSTRUCTURED SPARSE MATRIX ACCELERATOR

To efficiently compute the compressed model, we implement a dedicated accelerator on FPGA hardware. This enables us to use computational structures that are able to exploit sparsity created in the model, by the training process outlined above.

The majority of computation to be performed in deep learning networks is matrix-vector multiplication. This is therefore the primary target for efficient computation. We achieve highest acceleration performance by maximising the use of the embedded multiply resource available on the FPGA. Using multipliers efficiently requires that there is sufficient random access memory bandwidth to read activation values from memory to feed all the multipliers on each clock cycle.

#### A. Tile Based Architecture

Building a large and fast design on the largest FPGAs requires suitable data architectures, in order to be able to move data efficiently around the design, without routing congestion or slowing the achievable clock frequency. We solve this using a scalable tile based architecture. This allows data in the network to flow point to point, therefore providing an extremely large instantaneous bandwidth within the accelerator, and removing bottlenecks for data flow within the accelerator. Using a tile based architecture reduces the routing options between cores, lending itself to layout on the FPGA grid structure, that can be realized using Intel® HyperFlex™ fast interconnect within the FPGA.

Our MAU accelerator is a grid of computation cores. The computation cores are optimized for high throughput and low latency multiply compute on unstructured sparse matrices. The routing infrastructure connects the cores and supports configurable routing, to allow different network topologies to be placed on the accelerator. Each routing element is connected to 5 different endpoints (north, south, east, west and
2. Read the activations corresponding to each compressed weight. Our memory architecture allows sufficient random access memory bandwidth to read activations for the majority of cases, where the unstructured sparsity pattern for the row is optimal for the accelerator. Where there is insufficient bandwidth, the processor will stall for a cycle giving a reduction in overall performance. 3. Multiply each weight-activation pair and then accumulate across the row to compute the dot-product for the row. 4. Where a row has been split across multiple cores (two cores are required for a row length of 2048), the row results are combined to give a true accumulation for the row, before passing to the next level in the network.

C. Computation Cores

In addition to matrix-vector multiplication, the accelerator must support LSTM pointwise operations, the addition of biases and ReLU non-linearities. These are applied after the multiplication to support LSTM processing fully on-chip, without adding significant complexity to the design. To implement the DeepSpeech LSTM network, the accelerator is configured to define the weights, routing and use of non-linearities and biases. We use our compiler to map the network description onto the accelerator.

We divide the DeepSpeech model computation across multiple computation cores. Each core is sized to calculate a single matrix for 4 rows in parallel, for up to 1024 columns per row, where each row is compressed to 1/16th of its original size. Where the row size for a network operation is longer than 1024 columns, the row is calculated across multiple cores.

Fig. 3 shows the architecture of the core. Each core can compute 256 multiply operations and 256 additions per clock cycles, giving an equivalent performance figure of 8.192 GOPS/MHz for an uncompressed row. At a target design of 34 cores and 250MHz, this yields a headline processing capacity of 69.6 TOPS. When operational factors including the loading of the activations into memory are taken into account, the true processing capacity of the design has a headline figure of 67.5 TOPS.

D. Mapping DeepSpeech Network onto the Architecture

The MAU accelerator is agnostic of the network architecture placed upon it, the network is configured at run time rather
than compile time in order to describe the network processing that must be placed upon it. This allows the FPGA image to be used for multiple network descriptions without the need to recompile the design.

Our compiler takes a description of the model and weights and generates the configuration for the accelerator.

To implement DeepSpeech on the FPGA, we use 34 computation cores in the accelerator. We map the DeepSpeech to the cores as shown in TABLE II. We map all but layers 5 and 6 to the FPGA. These layers are processed on the CPU co-processor. This yields a mapping that is 80.1% efficient in terms of utilising the effective TOPs of the accelerator for DeepSpeech.

### V. Performance

#### A. Model Compression

We train the DeepSpeech model described in Section II on the training subsets of the permissively licenced and commonly used LibriSpeech corpus [35]. The LibriSpeech data contains approximately 1000 hours of audio samples, each of which is approximately 1 to 30 seconds in length, based on volunteer readings of public domain texts.

Performance is evaluated by comparing the mean word error rate (WER) over LibriSpeech’s clean validation dataset during development and LibriSpeech’s clean test set for the final model. The WER of a single transcription is defined as the sum of the number of word insertions, deletions or substitutions required to convert from the model output to

<table>
<thead>
<tr>
<th>Layer</th>
<th>Type</th>
<th>Number Cores</th>
<th>Core Efficiency (%)</th>
</tr>
</thead>
<tbody>
<tr>
<td>1</td>
<td>Fully Connected</td>
<td>2</td>
<td>12.5</td>
</tr>
<tr>
<td>2</td>
<td>Fully Connected</td>
<td>4</td>
<td>25</td>
</tr>
<tr>
<td>3</td>
<td>Fully Connected</td>
<td>4</td>
<td>50</td>
</tr>
<tr>
<td>4</td>
<td>Bidirectional LSTM</td>
<td>24</td>
<td>100</td>
</tr>
<tr>
<td>Total</td>
<td></td>
<td>34</td>
<td>80.1</td>
</tr>
</tbody>
</table>
the target transcription divided by the length of the target transcription.

We compare a dense single-precision floating-point baseline model to a dense 8-bit integer model, a sparse single-precision floating-point model and a sparse 8-bit integer model. The results are summarized in TABLE [III] where each statistic is the median of 5 runs.

The test set has only been evaluated once, just prior to publication.

<table>
<thead>
<tr>
<th>Sparsity (%)</th>
<th>Precision</th>
<th>Validation WER</th>
<th>Test WER</th>
</tr>
</thead>
<tbody>
<tr>
<td>96.0</td>
<td>32-bit float</td>
<td>6.32</td>
<td>6.25</td>
</tr>
<tr>
<td>96.0</td>
<td>8-bit integer</td>
<td>6.35</td>
<td>6.29</td>
</tr>
</tbody>
</table>

The model compression techniques in combination show a negligible degradation in word error rate for the validation set. When applying the trained results to the test set, the compressed model shows an absolute degradation of 0.23% in word error rate compared to the dense floating-point implementation.

B. Accelerator Performance

Mapping the compressed model to Myrtle’s MAU accelerator allows the performance of our approach to be compared to standard CPU and GPU processing models. We present key parameters and processing performance in TABLE [IV] for our accelerator in comparison to a NVIDIA V100 GPU and an Intel® Xeon®. These are top of the range platforms within their respective classes. The GPU and CPU models are not sparsified, giving reference implementations for effective throughput. For the CPU and GPU profiling we use larger batch sizes, where the batch size is chosen to maximize performance on the given platform.

We measure power of the FPGA during inference using an Intel® provided board test system for the Stratix® 10 development platform. We sum the internal power rail measurements for the platform and then assume a power supply efficiency of 85% to calculate the total input power of the platform. Power measurements on the CPU are taken during inference using the turbostat power monitoring software. Power measurements for the GPU are taken using NVIDIA System Management Interface program.

In addition to raw performance, we also compare latency for the different processing models. These results are shown in TABLE [V]. We use a batch size of 1 for FPGA, CPU and GPU to allow lowest latency to be compared. We measure latency as the time taken to compute an audio input of length 1 second.

The accelerator demonstrates a 165× improvement in effective throughput when compared to the Xeon and a 638× improvement in performance per Watt. Compared to the GPU, throughput of the FPGA accelerator comparable, but the performance per Watt of the FPGA is 3.6× greater than the GPU. This provides a significant improvement in the power consumption required for speech inference and other RNN workloads.

The MAU accelerator achieves a factor of 1000× improvement in latency compared to the Xeon® and 29× improvement in latency compared to the GPU. For batch-1 low latency processing, the effective throughput of the GPU falls dramatically, while the MAU accelerator provides performance and low latency simultaneously.

In addition to accelerating DeepSpeech, we generate a DeepBench accelerator using a DeepBench specific accelerator architecture, utilising the same fast random-access memory architecture as the DeepSpeech accelerator. The DeepBench benchmark is a standard benchmark that measures the performance of basic operations involved in training and inference of deep neural networks. We configure the accelerator to measure performance for Sparse GEMM result on a 2560 x 7680 matrix at batch size 1 as outlined in http://github.com/baidu-research/DeepBench. Our results against this measurement are shown in TABLE [VI]. We generate a random matrix with a 95% sparsity characteristic and measure peak throughput, under a continuous stream of activation inputs. The performance measurements for the DeepBench accelerator do not include loading weights or activations onto the FPGA. We compare this to results for NVIDIA GPU Titan XP that currently holds the benchmark.

The FPGA accelerator demonstrates better TOPS performance than the GPU for this benchmark. Significantly, the FPGA accelerator achieves this performance with batch 1 processing, enabling high performance to be achieved in conjunction with low latency processing.

VI. CONCLUSION

This paper shows how optimization of a DeepSpeech implementation in conjunction with dedicated accelerator design can achieve significant acceleration without degradation in algorithm performance. We show how to achieve FPGA based acceleration on an unstructured sparse matrix with our MAU accelerator.

Evaluation of our approach to algorithm-accelerator co-design shows that we can achieve a 3.6× improvement in TOPS/W over a high performance GPU. This supports our assertion that use of FPGA processing in the data center can have a significant impact on power consumption for speech inference at scale. This is of primary importance for service operators to achieve lower operating costs, and reduce their global energy footprint.

Moreover, accelerating a sparse, quantized model on FPGA allows us to perform low-latency speech transcription at batch size 1 with throughput equivalent to dense matrix-multiply accelerators that require high-batch sizes and have a higher latency. Our MAU accelerator gives comparable throughput to a NVIDIA V100 GPU while simultaneously achieving a 29× improvement in latency. Significantly improved batch 1 latency of the MAU accelerator better supports applications for
human-machine voice interaction, without incurring additional cost of computation.

Specialized accelerators are able to achieve high levels of performance, but must keep pace as model architectures rapidly change. We use an FPGA solution to enable performance gains through the use of dedicated computing architectures, whilst having the flexibility to update the design to exploit new techniques. Using FPGA based acceleration provides a robust and future proof method for exploiting the latest model optimizations for inference.

Myrtle’s MAU accelerator, described in this paper, is available now for deployment on Intel Programmable Acceleration Cards. Contact us today on stratix_eval@myrtle.ai to evaluate the solution, verify this paper’s results and find out how you can benefit from next generation hardware.

REFERENCES


---

**TABLE IV**

<table>
<thead>
<tr>
<th>Platform</th>
<th>Myrtle MAU Accelerator</th>
<th>CPU</th>
<th>GPU</th>
</tr>
</thead>
<tbody>
<tr>
<td>Intel® Stratix® 10 FPGA</td>
<td>250</td>
<td>2300</td>
<td>1530</td>
</tr>
<tr>
<td>Frequency (MHz)</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>Sparsity (%)</td>
<td>96</td>
<td>0</td>
<td>0</td>
</tr>
<tr>
<td>Quantization</td>
<td>8-bit integer</td>
<td>32-bit fp</td>
<td>16-bit fp</td>
</tr>
<tr>
<td>Batch Size</td>
<td>1</td>
<td>16</td>
<td>256</td>
</tr>
<tr>
<td>Effective Throughput (TOPS)</td>
<td>54.0</td>
<td>0.327</td>
<td>53.37</td>
</tr>
<tr>
<td>Power (W)</td>
<td>60.5</td>
<td>220</td>
<td>216</td>
</tr>
<tr>
<td>Performance per Watt (Effective GOPS/W)</td>
<td>893</td>
<td>1.4</td>
<td>247</td>
</tr>
</tbody>
</table>

**TABLE V**

<table>
<thead>
<tr>
<th>Platform</th>
<th>Myrtle MAU Accelerator</th>
<th>CPU</th>
<th>GPU</th>
</tr>
</thead>
<tbody>
<tr>
<td>Intel® Stratix® 10 FPGA</td>
<td>250</td>
<td>2300</td>
<td>1530</td>
</tr>
<tr>
<td>Frequency (MHz)</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>Sparsity (%)</td>
<td>96</td>
<td>0</td>
<td>0</td>
</tr>
<tr>
<td>Quantization</td>
<td>8-bit integer</td>
<td>32-bit fp</td>
<td>32-bit fp</td>
</tr>
<tr>
<td>Batch Size</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
<tr>
<td>Effective Throughput (TOPS)</td>
<td>0.343</td>
<td>0.032</td>
<td>1.12</td>
</tr>
<tr>
<td>Latency (ms)</td>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

**TABLE VI**

<table>
<thead>
<tr>
<th>Platform</th>
<th>Myrtle DeepBench Accelerator</th>
<th>GPU Sparse GEMM</th>
</tr>
</thead>
<tbody>
<tr>
<td>Intel® Stratix® 10 FPGA</td>
<td></td>
<td>NVIDIA Titan XP</td>
</tr>
<tr>
<td>Sparsity (%)</td>
<td>95</td>
<td>95</td>
</tr>
<tr>
<td>Quantization</td>
<td>8-bit integer</td>
<td>32-bit fp</td>
</tr>
<tr>
<td>Matrix Size</td>
<td>M=7680,K=2560</td>
<td>M=7680,K=2560</td>
</tr>
<tr>
<td>Batch Size</td>
<td>1</td>
<td>1500</td>
</tr>
<tr>
<td>Throughput (TOPS)</td>
<td>2.35</td>
<td>1.88</td>
</tr>
<tr>
<td>Effective Throughput (TOPS)</td>
<td>47</td>
<td>37.6</td>
</tr>
</tbody>
</table>


1© Intel Corporation. Intel and Stratix are trademarks of Intel Corporation or its subsidiaries in the U.S. and/or other countries.

2© Myrtle Software Limited. MAU Core and MAU Accelerator are trademarks of Myrtle Software Limited in the U.K. and/or other countries.

Software and workloads used in performance tests may have been optimized for performance only on Intel microprocessors.

Performance tests, such as SYSmark and MobileMark, are measured using specific computer systems, components, software, operations and functions. Any change to any of those factors may cause the results to vary. You should consult other information and performance tests to assist you in fully evaluating your contemplated purchases, including the performance of that product when combined with other products. For more complete information visit [www.intel.com/benchmarks](http://www.intel.com/benchmarks).

Performance results are based on testing as of May 2019 and may not reflect all publicly available security updates. See configuration disclosure for details. No product or component can be absolutely secure.

Intel does not control or audit third-party data. You should review this content, consult other sources, and confirm whether referenced data are accurate.

Intel disclaims all express and implied warranties, including without limitation, the implied warranties of merchantability, fitness for a particular purpose, and non-infringement, as well as any warranty arising from course of performance, course of dealing, or usage in trade.

Myrtle does not control or audit third-party data. You should review this content, consult other sources, and confirm whether referenced data are accurate.

Myrtle disclaims all express and implied warranties, including without limitation, the implied warranties of merchantability, fitness for a particular purpose, and non-infringement, as well as any warranty arising from course of performance, course of dealing, or usage in trade.