Restoring the Factory Design to the Flash Device ........................................... A–5

**Additional Information**
- Revision History .................................................................................. Info–1
- How to Contact Altera ......................................................................... Info–1
- Typographic Conventions ................................................................... Info–2
Introduction

Welcome to the Altera® Stratix® III Development Kit, which includes a full-featured field-programmable gate array (FPGA) development board, hardware and software development tools, documentation, and accessories needed to begin FPGA development.

The kit provides an integrated control environment that includes a USB command controller, a multi-port SRAM/DDR SDRAM/flash memory controller, Ethernet, an on-board meter, and example designs with demonstration circuitry specified in Verilog HDL code to help you get started quickly with your own designs.

The development board includes an Altera Stratix III FPGA configured with a hardware reference design stored in flash memory. You can use the development board, along with example designs included in the kit, as a platform to prototype complex embedded systems.

The development kit includes these kit features and documentation:

- Stratix III development board
- Altera Complete Design Suite DVD containing:
  - Quartus® II Software, Development Kit Edition (DKE)
  - MegaCore® IP Library
  - Nios® II Embedded Design Suite
- Stratix III Development Kit CD-ROM including design examples
- Accessory daughter cards
- Power supply, cables, and documentation

Kit Features

This section briefly describes the following Stratix III Development Kit features:

- **Stratix III Development Board**—a prototyping platform that allows you to develop and prototype hardware designs running on the Stratix III FPGA.

  For specific information about board components and interfaces, refer to the *Stratix III Development Board Reference Manual*.

- **Quartus II Software, Development Kit Edition (DKE)**—The Quartus II software (available on the DVD) provides a comprehensive environment for system-on-a-programmable-chip (SOPC) design. The Quartus II software integrates into nearly any design environment, with interfaces to industry-standard EDA tools. The kit includes:
  - The SOPC Builder system development tool
  - A one-year Quartus II software license (Windows platform only)
The Quartus II DKE software license allows you to use the product for 12 months. After 12 months, you must purchase a renewal subscription to continue using the software. For more information, refer to the Altera website at www.altera.com.

- **MegaCore IP Library**—This library (available on the DVD) contains Altera IP MegaCore functions. You can evaluate MegaCore functions by using the OpenCore® Plus feature to do the following:
  - Simulate behavior of a MegaCore function within your system
  - Verify functionality of your design, and quickly and easily evaluate its size and speed
  - Generate time-limited device programming files for designs that include MegaCore functions
  - Program a device and verify your design in hardware

The OpenCore Plus hardware evaluation feature is an evaluation tool for prototyping only. You must purchase a license to use a MegaCore function in production.

For more information about OpenCore, refer to **AN 320: OpenCore Plus Evaluation of Megafuncitons**.

- **Nios II Embedded Design Suite**—This full-featured set of tools (available on the DVD) allows you to develop embedded software on the Nios II processor running on Altera FPGAs.

- **Stratix III Development Kit Design Examples**—The design examples (available on the CD-ROM) are useful for a variety of hardware applications and let you quickly begin board prototyping and device verification.

You only need to purchase a license for a MegaCore function when you are completely satisfied with its functionality and performance, and want to take your design to production.

**Documentation**

The Stratix III Development Kit CD-ROM contains the following documents:

- **Readme.txt**—Contains special instructions and refers to the kit documentation.

- **Stratix III Development Kit User Guide** (this document)—Describes how to use the kit.

- **Stratix III Development Board Reference Manual**—Provides specific information about the board components and interfaces, steps for using the board, and pin-outs and signal specifications.
2. Getting Started

Introduction

This user guide familiarizes you with the contents of the kit and guides you through the Stratix III development board setup. Using this guide, you can do the following:

- Inspect the contents of the kit
- Install the Altera Complete Design Suite Tools
- Set up licensing
- Install the Stratix III Development Kit CD-ROM
- Set up, power up, and verify correct operation of the development board
- Configure the Stratix III FPGA
- Find and use the tutorials
- Set up and run included application examples and demonstrations


Before You Begin

Before using the kit or installing the software, check the kit contents and inspect the board to verify that you received all of the items listed in this section. If any of the items are missing, contact Altera before you proceed.

Check the Kit Contents

The Stratix III Development Kit (ordering code: DK-DEV-3SL150N) contains the following items:

- Stratix III development board with an EP3SL150C3N Stratix III device
- Altera Complete Design Suite DVD containing:
  - One-year license of Quartus II Software (DKE), Windows platform only
  - MegaCore IP Library
  - Nios II Embedded Design Suite
Stratix III Development Kit CD-ROM, which includes:
- Reference designs and demonstrations
- Stratix III development kit application and device drivers
- Design examples and tutorials
- *Stratix III Development Board Reference Manual*
- *Stratix III Development Kit User Guide* (this document)
- Schematic and board design files

USB cable

Accessory daughter cards:
- Two loopback high-speed mezzanine connector (HSMC) cards
- Debug HSMC card
- 16 character × 2 line Liquid Crystal Display (LCD)
- 128 × 64 dot matrix graphics LCD

16-V DC Power supply and adapters for North America, Europe, the United Kingdom, and Japan.

To ensure that you have the most up-to-date information about this product, go to the Altera website at www.altera.com/products/devkits/altera/kit-siii-host.html.

### Inspect the Board

Place the board on an anti-static surface and inspect it to ensure that it has not been damaged during shipment.

> **Warning**
> Without proper anti-static handling, the Stratix III development board can be damaged.

Verify that all components are on the board and appear intact.

> **Note**
> In typical applications with the Stratix III development board, a heatsink is not necessary. However, under extreme conditions the board may require additional cooling to stay within operating temperature guidelines. You may wish to perform power consumption and thermal modeling to determine whether your application requires additional cooling.

> **Note**
> For more information about power consumption and thermal modeling, refer to *AN 358: Thermal Management for FPGAs*. 
Hardware Requirements

The Quartus II software has some minimum system requirements. Otherwise, the Stratix III development kit provides all of the hardware needed to use the board.

For Quartus II software requirements, refer to the Altera website at: www.altera.com/products/software/products/quartus2web/sof-quarwebmain.html.

Software Requirements

This kit requires the following software:

- Windows XP operating system
- Quartus II software (refer to the readme.txt file on the CD-ROM for specific version requirements)

References

For other related information, refer to the following websites:

- For additional daughter cards available for purchase:
  www.altera.com/products/devkits/kit-daughter_boards.jsp
- For the Stratix III device documentation:
  www.altera.com/literature/lit-stx3.jsp
- For eStore if you want to purchase devices:
- For Stratix III Orcad symbols:
  www.altera.com/support/software/download/pcb/pcb-pcb_index.html
- For Nios II 32-bit embedded processor solutions:
  www.altera.com/technology/embedded/emb-index.html
3. Software Installation

Introduction

The instructions in this section explain how to install the following:

- Stratix III Development Kit CD-ROM
- Stratix III Development Kit demo application and drivers
- The Quartus II Software (DKE) on the DVD, including MegaCore functions from the MegaCore IP Library

Before starting the installation, verify that you have complied with the conditions described in “Software Requirements” on page 2–3.

Installing the Development Kit CD-ROM

The Stratix III Development Kit CD-ROM contains the following items:

- The sample design and board design files
- Quick Start Guide
- My First FPGA Tutorial
- My First Nios II Software Tutorial
- Stratix III Development Kit User Guide (this document)
- Stratix III Development Board Reference Manual

To install the Stratix III Development Kit CD-ROM, perform the following steps:

1. Insert the Stratix III Development Kit CD-ROM into the CD-ROM drive. The CD-ROM should start an auto-install process. If it does not, browse to the CD-ROM drive and double-click on the setup.exe file.

2. Follow the on-screen instructions to complete the installation process.

The installation program copies the Stratix III development kit files to an installation directory on the computer hard disk and creates a Programs > Altera > Stratix III Development Kit <version#> Windows Start menu shortcut. Use this shortcut later to launch the development kit graphical user interface (GUI).

The installation program creates the directory structure shown in Figure 3–1 for the Stratix III development kit files. In this user guide, <path> refers to <installation directory>\stratixIII_3s1150_dev when locating the development kit files.
Table 3–1 lists the file directory names and a description of their contents.

<table>
<thead>
<tr>
<th>Directory Name</th>
<th>Description of Contents</th>
</tr>
</thead>
<tbody>
<tr>
<td>board_design_files</td>
<td>Contains schematic, layout, assembly, and bill of material board design files. Use these files as a starting point for a new prototype board design.</td>
</tr>
<tr>
<td>demos</td>
<td>Contains demonstration applications that may change from release to release.</td>
</tr>
<tr>
<td>documents</td>
<td>Contains the development kit documentation.</td>
</tr>
<tr>
<td>examples</td>
<td>Contains the sample design files for the Stratix III Development Kit.</td>
</tr>
<tr>
<td>factory_recovery</td>
<td>Contains the original data programmed onto the board before shipment. Use this data to put the board into the original condition.</td>
</tr>
</tbody>
</table>

The examples directory contains a golden top project example with all the pin-out and pin configuration information included.

**Installing the Quartus II DVD**

The Quartus II software is the primary FPGA development tool used to create the reference designs in this development kit. Additionally, you may want to install the Nios II Embedded Design Suite found in the Altera Complete Design Suite at www.altera.com/support/software/download/nios2/dnl-nios2.jsp. The Nios II embedded processor runs on Altera FPGAs. Some of the reference designs included in this development kit use the Nios II processor.

Insert the Altera Complete Design Suite DVD into the DVD drive, and click **Install subscription package** on the startup window. Follow the on-screen instructions and accept all default settings. After installing the software, request and install a license to enable it.

For information about obtaining a license file, refer to “Licensing Considerations” on page 3–3.
Installing the USB-Blaster Driver

The Stratix III development board includes integrated USB-Blaster™ circuitry for FPGA programming. However, for the host computer and development board to communicate, you must install the USB-Blaster driver on the host computer.

To download the USB-Blaster driver, go to the Altera support site at www.altera.com/support/software/drivers/dri-index.html.
To install it, go to www.altera.com/support/software/drivers/usb-blaster/dri-usb-blaster-xp.html.

Licensing Considerations

Before using the Quartus II software, you must request a license file from the Altera website at www.altera.com/licensing and install it on your computer. When you request a license file, Altera emails you a license.dat file that enables the software.

To license the Quartus II software, you need your network interface card (NIC) ID, which is a 12-digit hexadecimal number that identifies your computer. Networked (or floating-node) licensing requires a NIC ID or server host ID. When obtaining a license file for network licensing, use the NIC ID from the computer that issues the Quartus II licenses to distributed users over a network. You can find the NIC ID for your card by typing ipconfig/all at a command prompt. Your NIC ID is the number on the physical address line, without the dashes.

To obtain a license, perform the following steps.

2. Under Development Kit Licenses Request, click Licenses for RoHS-Compliant Kits.
3. Follow the on-screen instructions to request your license. You will receive a license file through email.

Before installing your license, close the following software if it is running on your computer:

- Quartus II software
- MAX+PLUS® II software
- LeonardoSpectrum™ synthesis tool
- Synplify software
- ModelSim® simulator
- Precision RTL Synthesis Software

4. To install your license, refer to the Specifying the License File section in the Quartus II Installation & Licensing for Windows Manual, which is included with the kit.
4. Development Board Setup

Introduction

The instructions in this chapter explain how to install the development board and configure the FPGA.

Requirements

Before starting the installation, verify that you have complied with the conditions described in “Hardware Requirements” on page 2–3 and have completed the following requirements:

- Quartus II software installed on the host computer
- USB-Blaster driver software installed on the host computer.

The Stratix III development board includes integrated USB-Blaster circuitry for FPGA programming. Host computer and development board cannot communicate without the USB-Blaster driver software installed. For installation information, refer to “Installing the USB-Blaster Driver” on page 3–3.

Powering Up the Board

Figure 4–1 shows the Stratix III development board and its components.
Before powering up, prepare the board as follows:
1. If cards are plugged into the HSMC ports, remove them.
2. Ensure that the POWER switch SW4 is in the OFF (or DOWN) position.
3. Configure the 8-position SW2 DIP switch to the default settings in Table 4–1.

### Table 4–1. Switch SW2 Settings  (Part 1 of 2)

<table>
<thead>
<tr>
<th>Switch</th>
<th>Name</th>
<th>Function</th>
<th>Default Position</th>
</tr>
</thead>
<tbody>
<tr>
<td>1</td>
<td>mW/mA</td>
<td>mW</td>
<td>mA</td>
</tr>
<tr>
<td>2</td>
<td>V/W</td>
<td>V</td>
<td>W</td>
</tr>
<tr>
<td>3</td>
<td>RSV0</td>
<td>MAX_RESERVE0</td>
<td>X</td>
</tr>
<tr>
<td>4</td>
<td>RSV1</td>
<td>MAX_RESERVE1</td>
<td>X</td>
</tr>
</tbody>
</table>
Chapter 4: Development Board Setup  
Configuring the FPGA

4. Ensure that the 4-position SW1 mini-DIP switches and the two jumpers are set to the default positions shown in Table 4–2.

5. Ensure that the J13 MSEL0 GND jumper is ON.

6. Verify that the PGM CONFIG SELECT rotary switch SW3 is set to 0.

At power up, the development board uses a preloaded configuration to demonstrate that the board is operating correctly.

Power up the development board by performing the following steps:

1. Connect the 16-V DC adapter to the development board and to a power source.

   Use only the supplied 16-V power supply. Power regulation circuitry on the board could be damaged by supplies greater than 16 V.

2. Slide the POWER switch to ON. The nearby blue POWER light-emitting diode (LED) lights up.

3. Confirm that user LEDs 0-7 flash in a scrolling, side-to-side pattern. For customized configurations, the pattern depends on the application.

   For information about custom configurations, refer to “Programming the Flash Device” on page A–3.

**Table 4–1.** Switch SW2 Settings (Part 2 of 2)

<table>
<thead>
<tr>
<th>Switch</th>
<th>Name</th>
<th>Function</th>
<th>Position 0</th>
<th>Position 1</th>
<th>Default Position</th>
</tr>
</thead>
<tbody>
<tr>
<td>5</td>
<td>MAX0</td>
<td>PFL Disable</td>
<td></td>
<td></td>
<td>1</td>
</tr>
<tr>
<td>6</td>
<td>MAX1</td>
<td>MAX_DIP1</td>
<td></td>
<td></td>
<td>X</td>
</tr>
<tr>
<td>7</td>
<td>MAX2</td>
<td>MAX_DIP2</td>
<td></td>
<td></td>
<td>X</td>
</tr>
<tr>
<td>8</td>
<td>MAX3</td>
<td>MAX_DIP3</td>
<td></td>
<td></td>
<td>X</td>
</tr>
</tbody>
</table>

Note to Table 4–1:  
(1) X = don’t care

**Table 4–2.** Initial Switch and Jumper Settings

<table>
<thead>
<tr>
<th>DEV_SEL-J2</th>
<th>JTAG_SEL-J3</th>
<th>SW1.1</th>
<th>SW1.2</th>
<th>SW1.3</th>
<th>SW1.4</th>
</tr>
</thead>
<tbody>
<tr>
<td>ON</td>
<td>ON</td>
<td>ON</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
</tr>
</tbody>
</table>

5. Ensure that the J13 MSEL0 GND jumper is ON.

6. Verify that the PGM CONFIG SELECT rotary switch SW3 is set to 0.

At power up, the development board uses a preloaded configuration to demonstrate that the board is operating correctly.

Power up the development board by performing the following steps:

1. Connect the 16-V DC adapter to the development board and to a power source.

   Use only the supplied 16-V power supply. Power regulation circuitry on the board could be damaged by supplies greater than 16 V.

2. Slide the POWER switch to ON. The nearby blue POWER light-emitting diode (LED) lights up.

3. Confirm that user LEDs 0-7 flash in a scrolling, side-to-side pattern. For customized configurations, the pattern depends on the application.

   For information about custom configurations, refer to “Programming the Flash Device” on page A–3.

**Configuring the FPGA**

Before configuring the FPGA, ensure that the Quartus II software and the USB-Blaster driver software are installed on the host computer and the development board is powered on.

   For USB-Blaster driver installation information, refer to “Installing the USB-Blaster Driver” on page 3–3.
To configure the Stratix III FPGA, perform the following steps:

1. Verify that the 4-position SW1 mini-DIP switches and the two jumpers are set to the default positions shown in Table 4–2.

2. Connect the USB cable to the development board USB port.

3. Cycle the POWER switch OFF then ON.

4. Start the Quartus II software.


6. Click Add File and select `<path>\examples\stratixIII_3sl150_dev_my_first_fpga\stratixIII_3sl150_dev_my_first_fpga.sof`.

7. Turn on the Program/Configure option for the added file.

8. Click Start to download the selected file to the FPGA. The FPGA is configured when the progress bar reaches 100%.

9. Confirm that user LEDs 0-3 flash in a slow binary counting pattern.
5. Power Measurement

Introduction

One of the main features of the Stratix III FPGA device is its low power consumption. You can measure the power used by the 3SL150 FPGA device on the Stratix III development board for various conditions with a power design example provided with the kit.

With the power design example, you can control the amount of logic utilized in the FPGA, the clock frequency, and the number of I/Os used, and measure the effect on power used by the Stratix III device.

Power Design Example

The power design example uses a replicated module, `stamp.v`, that contains combinational logic, randomly filled ROMs, multiplier blocks, and shift registers that change with every clock cycle. The frequency and resource states indicated in Table 5–2 and Table 5–3 on page 5–2, respectively, represent the percent of full design used. As compiled, the full example design uses the following FPGA resources:

- Combinational adaptive look-up tables (ALUTs): 1,872 / 113,600 (2%)
- Dedicated logic registers: 106,640 / 113,600 (94%)
- Total registers: 106,640
- Total pins: 173 / 744 (23%)
- Total memory bits: 2,621,440 / 5,630,976 (47%)
- Embedded multiplier 18-bit elements: 320 / 384 (83%)
- Total PLLs: 1/8 (13%)

Table 5–1 describes the functionality of the four user push buttons that control the power design example. The on-board 50-MHz oscillator provides the input clock (i_clk, PIN_T33).

<table>
<thead>
<tr>
<th>User Push Button</th>
<th>FPGA Pin</th>
<th>Type</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>User_PB0</td>
<td>B17</td>
<td>Reset</td>
<td>Resets the demo to the beginning, i_nrst</td>
</tr>
<tr>
<td>User_PB1</td>
<td>A17</td>
<td>Toggle</td>
<td>Advances the design example to the next higher frequency, i_nfreq_next</td>
</tr>
<tr>
<td>User_PB2</td>
<td>A16</td>
<td>Toggle</td>
<td>Advances the design example to the next higher resource utilization, i_nperc_next</td>
</tr>
<tr>
<td>User_PB3</td>
<td>K17</td>
<td>Toggle</td>
<td>Enables the outputs to toggle, i_noutput_ena</td>
</tr>
</tbody>
</table>
The LEDs in Table 5–2 indicate the power-state values of the design example as User_PB1 advances frequency.

**Table 5–2. Power State Indicators for Frequency**

<table>
<thead>
<tr>
<th>LED1 (C23)</th>
<th>LED0 (F21)</th>
<th>Frequency (MHz)</th>
</tr>
</thead>
<tbody>
<tr>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>
<tr>
<td>0</td>
<td>1</td>
<td>33</td>
</tr>
<tr>
<td>1</td>
<td>0</td>
<td>67</td>
</tr>
<tr>
<td>1</td>
<td>1</td>
<td>100</td>
</tr>
</tbody>
</table>

The LEDs in Table 5–3 indicate the power-state values of the design example (and number of output pins, when enabled by User_PB3) as User_PB2 advances resource utilization.

**Table 5–3. Power State Indicators for Resources**

<table>
<thead>
<tr>
<th>LED6 (F19)</th>
<th>LED5 (C19)</th>
<th>LED4 (D19)</th>
<th>LED3 (A23)</th>
<th>Resources (%)</th>
<th>Number of Outputs</th>
</tr>
</thead>
<tbody>
<tr>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>5</td>
<td>8</td>
</tr>
<tr>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>10</td>
<td>16</td>
</tr>
<tr>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>15</td>
<td>24</td>
</tr>
<tr>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>20</td>
<td>32</td>
</tr>
<tr>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>25</td>
<td>40</td>
</tr>
<tr>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>30</td>
<td>48</td>
</tr>
<tr>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>35</td>
<td>56</td>
</tr>
<tr>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>40</td>
<td>64</td>
</tr>
<tr>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>45</td>
<td>72</td>
</tr>
<tr>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>50</td>
<td>80</td>
</tr>
<tr>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>55</td>
<td>88</td>
</tr>
<tr>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>60</td>
<td>96</td>
</tr>
<tr>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>65</td>
<td>104</td>
</tr>
<tr>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>70</td>
<td>112</td>
</tr>
<tr>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>75</td>
<td>120</td>
</tr>
<tr>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>80</td>
<td>128</td>
</tr>
<tr>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>85</td>
<td>136</td>
</tr>
<tr>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>90</td>
<td>144</td>
</tr>
<tr>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>95</td>
<td>152</td>
</tr>
<tr>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>100</td>
<td>160</td>
</tr>
</tbody>
</table>

The resource state (Table 5–3) controls the number of I/O pins used. Each resource increment adds eight additional I/O pins (Table 5–3). Similarly, the overall design frequency (Table 5–2) sets the toggle frequency of these I/O pins.
Measuring Power

You can measure power by using the analog-to-digital (A/D) circuitry on the development board or by using a digital multimeter (DMM) across on-board sense resistors. However, note that, depending on the DMM accuracy, the on-board A/D measurements tend to produce considerably more accurate results.

A/D Measurements

The POWER SELECT rotary switch SW6 sets the development board to measure and display FPGA core power or I/O output power (Table 5–4).

<table>
<thead>
<tr>
<th>Switch Position</th>
<th>FPGA Power</th>
<th>I/O Bank</th>
</tr>
</thead>
<tbody>
<tr>
<td>0</td>
<td>Core: VCCL, TBD V</td>
<td>—</td>
</tr>
<tr>
<td>7</td>
<td>I/O: 2.5 V</td>
<td>2</td>
</tr>
<tr>
<td>8</td>
<td>I/O: 2.5 V</td>
<td>4, 5, and 6</td>
</tr>
</tbody>
</table>

Measuring Core Power

To measure FPGA core power for various power states, perform the following steps:

1. Ensure that the 8-position SW2 DIP switch is configured to the default settings shown in Table 4–1 on page 4–2.
2. Download the stratixIII_dev_power.sof file as described in “Configuring the FPGA” on page 4–3. The power design example is in <path>
demos\stratixIII_3sl150_dev_power.
3. Set the POWER SELECT rotary switch SW6 to 0 to measure the internal VCC_INT power in watts.
4. Observe the power on the 4-digit hexadecimal POWER DISPLAY.
5. Using the user input push buttons (Table 5–1 on page 5–1), advance through the power states in Table 5–2 and Table 5–3 on page 5–2. Notice how power increases as frequency and resources increase.

Measuring I/O Power

This example uses FPGA I/O banks 2, 4, 5, and 6. Using the SW6 settings (Table 5–4), measure the power for I/O banks 4, 5, and 6, then for I/O bank 2, by performing the following steps:

1. Ensure that the 8-position SW2 DIP switch is configured to the default settings shown in Table 4–1 on page 4–2.
2. Download the stratixIII_dev_power.sof file as described in “Configuring the FPGA” on page 4–3. The power design example is in <path>\demos\stratixIII_3sl150_dev_power.
3. Set the POWER SELECT rotary switch SW6 to 8.
4. Observe the 4-digit hexadecimal POWER DISPLAY for the I/O output power in watts on banks 4, 5, and 6.
5. Using the user input push buttons (Table 5–1 on page 5–1), advance through the power states in Table 5–2 and Table 5–3 on page 5–2. Notice how power increases as frequency and resources increase.

6. Press the User_PB3 button to enable the output pins on the HSMC connectors J8 and J18. LED7 (E19), signal o_noutput_ena_state, lights to indicate that the outputs are enabled and toggling. Enabling the outputs further increases power for each resource utilization percentage used by the Stratix III FPGA.

7. Press the User_PB3 button again to disable the outputs. LED7 turns off.

8. Set the POWER SELECT rotary switch SW6 to 7.

9. Repeat steps 4 through 7 to observe the I/O output power in watts on bank 2. The sum of power results from the two sets of I/O banks provides the total FPGA I/O power.

For specific information about on-board measurements and the POWER SELECT rotary switch, refer to the Stratix III Development Board Reference Manual.

Measuring Voltage with a DMM

To obtain power values by using a DMM, measure voltage across the sense-resistors, R215, R218, and R214 on the board, then use the voltage measurements to calculate power.

For best results, use a DMM with six-digit or greater accuracy.

FPGA I/O power is distributed by banks (Table 5–5), for which the sense resistors are components R218 and R214. For the I/O power calculation, use the sum of voltage measurements across these resistors while outputs are enabled. For the FPGA core power calculation, measure the sense resistor voltage across R215.

Table 5–5. Sense Resistors

<table>
<thead>
<tr>
<th>FPGA Power</th>
<th>Voltage</th>
<th>Sense Resistor</th>
<th>Resistor Value</th>
</tr>
</thead>
<tbody>
<tr>
<td>I/O Bank 2</td>
<td>2.5 V</td>
<td>R214</td>
<td>0.009 Ω</td>
</tr>
<tr>
<td>Banks 4, 5 and 6</td>
<td>2.5 V</td>
<td>R218</td>
<td>0.009 Ω</td>
</tr>
<tr>
<td>Core: VCCL</td>
<td>1.1 V</td>
<td>R215</td>
<td>0.009 Ω</td>
</tr>
</tbody>
</table>

Calculating Power

To obtain the power P in watts, measure the voltage across the sense resistors, \( V_{\text{SENSE}} \), and calculate the nominal power as follows:

\[
\text{If}
\]

\[
V_{\text{SENSE}} = \text{Voltage measured across the sense resistor}
\]

\[
I_{\text{SENSE}} = \text{Current through the sense resistor}
\]

\[
V_{\text{SUPPLY}} = \text{FPGA supply voltage}
\]

\[
R_{\text{SENSE}} = \text{Sense resistor value in Table 5–5.}
\]
then

**Equation 5–1.**

\[
P = VI = V_{SUPPLY} \times I_{SENSE} = \frac{V_{SUPPLY} \times V_{SENSE}}{R_{SENSE}}
\]

where

\[V_{SUPPLY}\] is 1.1 V for the FPGA core and 2.5 V for FPGA I/O.

Voltage measurements on the DMM should increase as frequency and resource utilization increases according to Table 5–2 and Table 5–3 on page 5–2.

**Changing the Design Example**

The development kit includes source code for the Stratix III power design example so you can use it as a starting point for your own measurements.

The design example uses 20 `stamp.v` modules, each with 8 outputs, for a total of 160 output pins. It assigns the pins selected as outputs to the HSMC connectors J8 and J18.

To change the number of outputs, modify the design example and assign the pins appropriately.

Power should track linearly with frequency and percentage resources. If you observe superlinear power measurements, some temperature issue may be the cause.
6. Design Tutorials

Introduction

The example designs and tutorials included in the Stratix III Development Kit help familiarize new users with development board features. *My First FPGA Tutorial* and *My First Nios II Software Tutorial* provide step-by-step guidance for the first-time user.

My First FPGA Tutorial

*My First FPGA Tutorial* describes how to create a simple Altera FPGA design. The tutorial takes less than an hour to complete and provides an overview of the design flow using Quartus II software to build a simple logic counter which drives LEDs to flash on the development board.

After installing the Stratix III Development Kit CD-ROM, the *My First FPGA Tutorial* design and documentation can be found at:

`<path>\documents\tutorials\hardware_tutorials\my_first_fpgautorial.pdf`.

My First Nios II Software Tutorial

*My First Nios II Tutorial* introduces the basic system development flow for the Nios II processor. This tutorial provides a good starting point if you are new to the Nios II processor or to the general concept of using an embedded processor in an FPGA. In this tutorial, you use a standard, existing Nios II hardware system and create a software program to run on it.

After installing the Stratix III Development Kit CD-ROM, the *My First Nios II Software Tutorial* design and documentation can be found at:

`<path>\documents\tutorials\software_tutorials\my_first_nios2_software_tutorial.pdf`. 
Overview

There is a Common Flash Interface (CFI) type flash memory device on the Stratix III development board. When you first receive the kit, this CFI flash device arrives programmed with a default factory configuration that was loaded from a Programmer Object File (.pof).

When you power up the board, the CFI flash device configures the FPGA with the default factory configuration using Fast Passive Parallel (FPP) programming. If the configuration loads correctly, the user LEDs on the board flash sequentially from side to side.

As you develop your own project using the Altera tools, you may wish to program the flash device so that, upon power up, it loads the FPGA with your own design. Or you may wish to restore the default factory configuration to your board.

This appendix describes how to program the flash device. You can load an existing design from a .pof, but if your design exists only as an SRAM Object File (.sof), then first you must convert the .sof to a .pof. Programming the flash device also requires the use of the Altera parallel flash loader (PFL). Using this appendix, you can do the following:

- Create a flash file by converting a .sof to .pof
- Install the PFL
- Use the Quartus II Programmer to write a .pof to the flash device
- Restore the default factory configuration

Creating a Flash File

To create a flash-programmable configuration .pof, perform the following steps:

1. On the File menu in the Quartus II software, click Convert Programming Files.
2. In the Convert Programming Files dialog box, specify the parameter values as shown in the following table:

<table>
<thead>
<tr>
<th>Parameter</th>
<th>Value</th>
</tr>
</thead>
<tbody>
<tr>
<td>Programming file type</td>
<td>Programmer Object File (.pof)</td>
</tr>
<tr>
<td>Configuration device</td>
<td>CFI_512MB</td>
</tr>
<tr>
<td>Mode</td>
<td>Fast Passive Parallel</td>
</tr>
<tr>
<td>File name</td>
<td>&lt;output_file.pof&gt;</td>
</tr>
<tr>
<td></td>
<td>This is the default file name. Change this to the file name you wish to use for your application. Save the file in &lt;path&gt;examples\stratixIII_3sl150_dev_pfl.</td>
</tr>
<tr>
<td>Memory Map File</td>
<td>selected (default)</td>
</tr>
</tbody>
</table>
3. Click **Options**. In the **Options** dialog box, type `0x3FE0000` then click **OK**. This sets the option bit base address for the development kit to the required default, `0x3FE0000`. The option bit sector stores the start address for each page of memory and also stores the Page Valid bits. The Page Valid bits indicate whether each page is successfully programmed.

   For more information about option bits and Page Mode Implementation of memory, refer to *AN 386: Using the Parallel Flash Loader with the Quartus II Software.*

4. Choose the `.sof` file you want to convert by selecting the row labeled **SOF Data** in the **Input files to convert** area, and click **Add File**.

5. Browse to and select the file you wish to convert and click **OK**. **Figure A–1** shows the **Convert Programming Files** dialog box updated with the factory image `your_design_name.sof`.

   If you choose to overwrite an existing `.pof` file, you receive a warning message.

**Figure A–1.** Convert Programming Files Settings
6. Click **Generate**. Generation takes a short time and it is confirmed by a “Generated… pof successfully” message.

You now have a successfully generated .pof that can be programmed to the flash device to automatically configure the FPGA on your Stratix III development board.

## Parallel Flash Loader Instantiation

The development kit includes a PFL megafunction design, `stratixIII_3sl150_dev_pfl`, in the directory `<path>\examples`. The Quartus II software uses the PFL to write programming files to the flash device, which then loads the FPGA on power up.

To write to a flash device, you must first program the PFL into the FPGA by using the Quartus II software as described in “Programming the Flash Device” on page A–3, steps 1 through 8.

For more information about the PFL megafunction, refer to *AN 386: Using the Parallel Flash Loader with the Quartus II Software*.

## Programming the Flash Device

To program the flash device on the development board, you must first create a .pof flash file as described in “Creating a Flash File” on page A–1. The following procedure describes programming the PFL into the FPGA, then uses the PFL to write the .pof flash file into the flash device.

To download a configuration bit stream into the flash device, perform the following steps:

1. Ensure that the POWER switch SW4 is in the OFF (or DOWN) position.
2. Verify the switch SW1 and jumper settings shown in Table 4–2 on page 4–3.
3. Connect the USB cable to the USB port on the board.
4. Cycle the POWER switch OFF then ON.
5. On the Tools menu in the Quartus II software, click **Programmer**.
6. Click **Add File** and select `<path>\examples\stratixIII_3sl150_dev_pfl\stratixIII_3sl150_dev_pfl.sof`.
7. Turn on the **Program/Configure** option for the added file.
8. Click **Start** to download the selected configuration file to FPGA (Figure A–2). The FPGA is configured when the progress bar reaches 100%, after which it is ready to access and program the flash device.
9. Click Auto Detect. The EP3SL150 device and a child CFI_512MB device appear in the list of devices to be programmed.

10. Double-click the <File><none> field of the CFI_512MB row. The Select New Programming File dialog box appears. Select the desired .pof, in this example the <output_file>.pof flash file you created earlier, and click Open.

11. Turn on Page_0 and OPTION_BITS options in the Program/Configure column that correspond to the CFI_512MB device (Figure A–3). This results in writes only to the flash page zero and the option bit register.
12. Click **Start**. The message window details the flash writing progress to successful completion. Flash writing to one page, as in this case, can take five to six minutes.

You have now successfully programmed the flash device with a configuration for your board. To configure the board from the flash device, power cycle the board as described in “Powering Up the Board” on page 4–1.

Powering on the board causes the flash device to load a new configuration into the FPGA device. The CONF DONE LED lights up and the hardware functions associated with the design take effect.

### Restoring the Factory Design to the Flash Device

To restore the development board to factory conditions, repeat the steps for writing a new .pof to the flash device as described in “Programming the Flash Device” on page A–3, except select the **stratixIII_3sl150_dev_factory_recovery.pof** file.
Revision History

The following table displays the revision history for this user guide.

<table>
<thead>
<tr>
<th>Date</th>
<th>Version</th>
<th>Changes Made</th>
</tr>
</thead>
<tbody>
<tr>
<td>August 2008</td>
<td>1.1</td>
<td>■ Updated “Introduction” section.</td>
</tr>
<tr>
<td></td>
<td></td>
<td>■ Under “Kit Features” and “Software Requirements” sections, removed references to Quartus II Software Web Edition and added information about the availability of the Quartus II Software Dev Kit Edition where appropriate.</td>
</tr>
<tr>
<td></td>
<td></td>
<td>■ Updated directory structure and information about the directory contents in Figure 3–1 and Table 3–1, respectively.</td>
</tr>
<tr>
<td></td>
<td></td>
<td>■ Removed Figure 3-2 and Figure 4-2.</td>
</tr>
<tr>
<td></td>
<td></td>
<td>■ Corrected POWER SELECT rotary switch SW4 to SW6 in “Measuring Power” section.</td>
</tr>
<tr>
<td></td>
<td></td>
<td>■ Converted document to new frame template and made textual and style changes.</td>
</tr>
<tr>
<td>October 2007</td>
<td>1.0</td>
<td>First publication</td>
</tr>
</tbody>
</table>

How to Contact Altera

For the most up-to-date information about Altera products, refer to the following table.

<table>
<thead>
<tr>
<th>Contact Note 1</th>
<th>Contact Method</th>
<th>Address</th>
</tr>
</thead>
<tbody>
<tr>
<td>Technical support</td>
<td>Website</td>
<td><a href="http://www.altera.com/support">www.altera.com/support</a></td>
</tr>
<tr>
<td>Technical training</td>
<td>Website</td>
<td><a href="http://www.altera.com/training">www.altera.com/training</a></td>
</tr>
<tr>
<td></td>
<td>Email</td>
<td><a href="mailto:custrain@altera.com">custrain@altera.com</a></td>
</tr>
<tr>
<td>Product literature</td>
<td>Website</td>
<td><a href="http://www.altera.com/literature">www.altera.com/literature</a></td>
</tr>
<tr>
<td>Non-technical support (General) (Software Licensing)</td>
<td>Email</td>
<td><a href="mailto:nacomp@altera.com">nacomp@altera.com</a></td>
</tr>
<tr>
<td></td>
<td>Email</td>
<td><a href="mailto:authorization@altera.com">authorization@altera.com</a></td>
</tr>
</tbody>
</table>

Note to Table:
(1) You can also contact your local Altera sales office or sales representative.
## Typographic Conventions

This document uses the typographic conventions shown in the following table.

<table>
<thead>
<tr>
<th>Visual Cue</th>
<th>Meaning</th>
</tr>
</thead>
<tbody>
<tr>
<td><strong>Bold Type with Initial Capital Letters</strong></td>
<td>Command names, dialog box titles, checkbox options, and dialog box options are shown in bold, initial capital letters. Example: <strong>Save As</strong> dialog box.</td>
</tr>
<tr>
<td><strong>Bold type</strong></td>
<td>External timing parameters, directory names, project names, disk drive names, filenames, filename extensions, and software utility names are shown in bold type. Examples: <code>fMAX</code>, <code>\qdesigns</code> directory, <code>d:</code> drive, <code>chiptrip.gdf</code> file.</td>
</tr>
<tr>
<td><strong>Italic Type with Initial Capital Letters</strong></td>
<td>Document titles are shown in italic type with initial capital letters. Example: <em>AN 75: High-Speed Board Design.</em></td>
</tr>
<tr>
<td><strong>Italic type</strong></td>
<td>Internal timing parameters and variables are shown in italic type. Examples: <code>tPIA</code>, <code>n + 1</code>. Variable names are enclosed in angle brackets (<code>&lt;&gt;</code>) and shown in italic type. Example: <code>&lt;file name&gt;</code>, <code>&lt;project name&gt;.pof</code> file.</td>
</tr>
<tr>
<td><strong>Initial Capital Letters</strong></td>
<td>Keyboard keys and menu names are shown with initial capital letters. Examples: Delete key, the Options menu.</td>
</tr>
<tr>
<td>“Subheading Title”</td>
<td>References to sections within a document and titles of on-line help topics are shown in quotation marks. Example: “Typographic Conventions.”</td>
</tr>
<tr>
<td><strong>Courier type</strong></td>
<td>Signal and port names are shown in lowercase Courier type. Examples: <code>data1</code>, <code>tdi</code>, <code>input</code>. Active-low signals are denoted by suffix <code>n</code>, e.g., <code>resetn</code>. Anything that must be typed exactly as it appears is shown in Courier type. For example: <code>c:qdesigns\tutorial\chiptrip.gdf</code>. Also, sections of an actual file, such as a Report File, references to parts of files (e.g., the AHDL keyword <code>SUBDESIGN</code>), as well as logic function names (e.g., <code>TRI</code>) are shown in Courier.</td>
</tr>
<tr>
<td>1., 2., 3., and a., b., c., etc.</td>
<td>Numbered steps are used in a list of items when the sequence of the items is important, such as the steps listed in a procedure.</td>
</tr>
<tr>
<td>• • •</td>
<td>Bullets are used in a list of items when the sequence of the items is not important.</td>
</tr>
<tr>
<td>✓</td>
<td>The checkmark indicates a procedure that consists of one step only.</td>
</tr>
<tr>
<td>■</td>
<td>The hand points to information that requires special attention.</td>
</tr>
<tr>
<td>●</td>
<td>The caution calls attention to a condition that could damage the product or design and should be read prior to starting or continuing with the procedure or process.</td>
</tr>
<tr>
<td>⚠️</td>
<td>The warning calls attention to a condition that could cause injury to the user and should be read prior to starting or continuing the procedure or processes.</td>
</tr>
<tr>
<td>←</td>
<td>The angled arrow indicates you should press the Enter key.</td>
</tr>
<tr>
<td>⌂</td>
<td>The feet direct you to more information on a particular topic.</td>
</tr>
</tbody>
</table>