

Stratix V Hard IP for PCI Express IP Core in the Quartus II 13.1 Software Release

December 2013

 [Subscribe](#)  [Send Feedback](#)

The Stratix V Hard IP for PCI Express[®], Avalon-MM Stratix V Hard IP for PCI Express, and Avalon-MM 256-Bit Hard IP for PCI Express IP Cores now have separate user guides. The Avalon-MM 256-Bit Hard IP for PCI Express IP Core is available for Gen2 ×8, Gen3 ×4, and Gen3 ×8 variants. These variants automatically include high-performance DMA Read and DMA Write engines. Click on the link below for the appropriate user guide.

- [Stratix V Hard IP for PCI Express User Guide for the Avalon Streaming Interface](#)
- [Stratix V Hard IP for PCI Express User Guide for the Avalon Memory-Mapped Interface](#)
- [Stratix V Hard IP for PCI Express User Guide for the Avalon Memory-Mapped Interface with DMA](#)

© 2013 Altera Corporation. All rights reserved. ALTERA, ARRIA, CYCLONE, HARDCOPY, MAX, MEGACORE, NIOS, QUARTUS and STRATIX words and logos are trademarks of Altera Corporation and registered in the U.S. Patent and Trademark Office and in other countries. All other words and logos identified as trademarks or service marks are the property of their respective holders as described at www.altera.com/common/legal.html. Altera warrants performance of its semiconductor products to current specifications in accordance with Altera's standard warranty, but reserves the right to make changes to any products and services at any time without notice. Altera assumes no responsibility or liability arising out of the application or use of any information, product, or service described herein except as expressly agreed to in writing by Altera. Altera customers are advised to obtain the latest version of device specifications before relying on any published information and before placing orders for products or services.

ISO
9001:2008
Registered

