




# Embedded Memory (RAM: 1-PORT, RAM: 2-PORT, ROM: 1-PORT, and ROM: 2-PORT) User Guide

Updated for Intel® Quartus® Prime Design Suite: **17.0**



[Subscribe](#)

[Send Feedback](#)

**UG-01068 | 2021.09.17**

Latest document on the web: [PDF](#) | [HTML](#)

## Contents

---

<b>1. About Embedded Memory IP Cores.....</b>	<b>3</b>
1.1. Features.....	3
<b>2. Embedded Memory IP Cores Getting Started.....</b>	<b>4</b>
2.1. Changing Parameter Settings Manually.....	4
2.2. RAM and ROM Parameter Settings.....	5
<b>3. Functional Description.....</b>	<b>9</b>
3.1. Memory Block Types.....	9
3.2. Write and Read Operations Triggering.....	10
3.3. Port Width Configurations.....	12
3.4. Mixed-width Port Configuration.....	13
3.5. Mixed-width Ratio Configuration.....	13
3.6. Maximum Block Depth Configuration.....	13
3.7. Clocking Modes and Clock Enable.....	14
3.8. Memory Blocks Address Clock Enable Support.....	15
3.9. Byte Enable .....	17
3.10. Asynchronous Clear.....	18
3.11. Read Enable.....	19
3.12. Read-During-Write.....	20
3.12.1. Selecting RDW Output Choices for Various Memory Blocks.....	20
3.13. Power-Up Conditions and Memory Initialization.....	22
3.14. Error Correction Code .....	23
3.15. Freeze Logic.....	23
<b>4. Embedded Memory Design Consideration.....</b>	<b>25</b>
4.1. Avoid Providing Non-Deterministic Input.....	25
<b>5. Parameters and Signals.....</b>	<b>26</b>
5.1. RAM: 1-Port IP Core Parameters.....	26
5.2. RAM: 2-Port IP Core Parameters.....	28
5.3. ROM: 1-PORT IP Core Parameters.....	33
5.4. ROM: 2-PORT IP Core Parameters.....	35
5.5. Signals.....	37
<b>6. Design Example.....</b>	<b>41</b>
6.1. External ECC Implementation with True-Dual-Port RAM.....	41
6.1.1. Generating the ALTECC_ENCODER and ALTECC_DECODER with the RAM: 2-PORT IP Core.....	42
6.1.2. Simulating the Design.....	44
<b>7. Document Revision History for the Embedded Memory (RAM: 1-PORT, RAM: 2- PORT, ROM: 1-PORT, and ROM: 2-PORT) User Guide.....</b>	<b>49</b>

## 1. About Embedded Memory IP Cores

---

The Intel® Quartus® Prime software offers several IP cores to implement memory modes. The available IP cores depend on the target device. You can access the features of the Embedded Memory using the On-Chip Memory IP cores in the Intel Quartus Prime software.

### 1.1. Features

**Table 1. Memory IP Cores and Their Features**

Memory IP	Supported Memory Mode	Features
RAM: 1-PORT	Single-port RAM	<ul style="list-style-type: none"> <li>• Non-simultaneous read and write operations from a single address.</li> <li>• Read enable port to specify the behavior of the RAM output ports during a write operation, to overwrite or retain existing value.</li> <li>• Supports freeze logic feature.</li> </ul>
RAM: 2-PORT	Simple dual-port RAM	<ul style="list-style-type: none"> <li>• Simultaneous one read and one write operations to different locations.</li> <li>• Supports error correction code (ECC).</li> <li>• Supports freeze logic feature.</li> </ul>
	True dual-port RAM	<ul style="list-style-type: none"> <li>• Simultaneous two reads.</li> <li>• Simultaneous two writes.</li> <li>• Simultaneous one read and one write at two different clock frequencies.</li> <li>• Supports freeze logic feature.</li> </ul>
ROM: 1-PORT	Single-port ROM	<ul style="list-style-type: none"> <li>• One port for read-only operations.</li> <li>• Initialization using a <b>.mif</b> or <b>.hex</b> file.</li> </ul>
ROM: 2-PORT	Dual-port ROM	<ul style="list-style-type: none"> <li>• Two ports for read-only operations.</li> <li>• Initialization using a <b>.mif</b> or <b>.hex</b> file.</li> </ul>

## 2. Embedded Memory IP Cores Getting Started

---

This chapter provides a general overview of the Intel FPGA IP core design flow to help you quickly get started with the Embedded Memory IP cores. The Intel FPGA IP Library is installed as part of the Intel Quartus Prime software installation process. You can select and parameterize any Intel FPGA IP core from the library. Intel provides an integrated parameter editor that allows you to customize the Embedded Memory IP cores to support a wide variety of applications. The parameter editor guides you through the setting of parameter values and selection of optional ports.

### Related Information

- [Introduction to Intel FPGA IP Cores](#)  
Provides general information about all Intel FPGA IP cores, including parameterizing, generating, upgrading, and simulating IP cores.
- [Creating Version-Independent IP and Qsys Simulation Scripts](#)  
Create simulation scripts that do not require manual updates for software or IP version upgrades.
- [Project Management Best Practices](#)  
Guidelines for efficient management and portability of your project and IP files.

### 2.1. Changing Parameter Settings Manually

When the IP has been generated using the IP Parameter Editor, you can use this flow to change of the parameter settings within the specified memory mode. However, to change the memory mode, use the IP Parameter Editor to configure and regenerate the IP.

Follow these steps to change the parameter settings manually:

1. Locate the Verilog design file: `<project directory> / <project name_software version> / synth / <projectName_coreName_QuartusVersion_random> .v`.
2. Change the parameter settings in the design file. Ensure that you use only legal parameter values as specified in Parameters and Signals topic. Failing to do so results in compilation errors.
3. Compile the design using the Intel Quartus Prime software.

For example, the following codes enable the ECC feature and specify the initialization file.

```
altera_syncram_component.enable_ecc = "TRUE",  
altera_syncram_component.ecc_pipeline_stage_enabled = "FALSE",  
altera_syncram_component.init_file = "mif1.mif",
```

To disable the ECC feature and specify a different .mif file, make the following changes.

```
altera_syncram_component.enable_ecc = "FALSE",
altera_syncram_component.ecc_pipeline_stage_enabled = "FALSE",
altera_syncram_component.init_file = "mif2.mif",
```

### Related Information

Parameters and Signals on page 26

## 2.2. RAM and ROM Parameter Settings

**Table 2. Parameters for altera\_syncram**

Use the parameter list when editing the design file manually.

Name	Legal Values	Description
operation_mode	<b>SINGLE_PORT</b> <b>DUAL_PORT</b> <b>BIDIR_DUAL_PORT</b> <b>QUAD_PORT</b> <b>ROM</b>	Operation mode of the memory block.
width_a	—	Data width of port A.
widthad_a	—	Address width of port A.
widthad2_a	—	Address 2 width of port A.
numwords_a	—	Number of data words in the memory block for port A.
outdata_reg_a	<b>UNREGISTERED</b> <b>CLOCK1</b> <b>CLOCK0</b>	Clock for the data output registers of port A.
outdata_aclr_a	<b>NONE</b> <b>CLEAR1</b> <b>CLEAR0</b>	Asynchronous clear for data output registers of port A. When the outdata_reg_a parameter is set to <b>UNREGISTERED</b> , this parameter specifies the clearing parameter for the output latch.
outdata_sclr_a	<b>NONE</b> <b>SCLEAR</b>	Synchronous clear for data output registers of port A. When the outdata_reg_a parameter is set to <b>NONE</b> , this parameter specifies the clearing parameter for the output latch.
address_aclr_a	<b>NONE</b> <b>CLEAR0</b>	Option to clear the address input registers of port A.
width_byteena_a	—	Width of the byte-enable bus of port A. The width must be equal to the value of width_a divided by the byte size. The default value of 1 is only allowed when byte-enable is not used.
width_b	—	Data width of port B.
widthad_b	—	Address width of port B.
widthad2_b	—	Address 2 width of port B.
numwords_b	—	Number of data words in the memory block for port B.

*continued...*

Name	Legal Values	Description
outdata_reg_b	<b>UNREGISTERED</b> <b>CLOCK1</b> <b>CLOCK0</b>	Clock for the data output registers of port B.
indata_reg_b	<b>CLOCK1</b> <b>CLOCK0</b>	Clock for the data input registers of port B.
address_reg_b	<b>CLOCK1</b> <b>CLOCK0</b>	Clock for the address registers of port B.
byteena_reg_b	<b>CLOCK1</b> <b>CLOCK0</b>	Clock for the byte-enable registers of port B.
outdata_aclr_b	<b>NONE</b> <b>CLEAR1</b> <b>CLEAR0</b>	Asynchronous clear for data output registers of port B. When the <code>outdata_reg_b</code> parameter is set to <b>UNREGISTERED</b> , this parameter specifies the clearing parameter for the output latch.
outdata_sclr_b	<b>NONE</b> <b>SCLEAR</b>	Synchronous clear for data output registers of port B. When the <code>outdata_reg_b</code> parameter is set to <b>NONE</b> , this parameter specifies the clearing parameter for the output latch.
address_aclr_b	<b>NONE</b> <b>CLEAR0</b>	Option to clear the address input registers of port B.
width_byteena_b	—	Width of the byte-enable bus of port B. The width must be equal to the value of <code>width_b</code> divided by the byte size. The default value of 1 is only allowed when byte-enable is not used.
intended_device_family	<b>"Arria 10"</b> <b>"Stratix 10"</b> <b>"Agilex"</b>	Parameter used for simulation purpose.
ram_block_type	<b>AUTO</b> <b>M20K</b> <b>MLAB</b>	The memory block type.
byte_size	<b>5</b> <b>8</b> <b>9</b> <b>10</b>	The byte size for the byte-enable mode.
read_during_write_mode_mixed_ports	<b>DONT_CARE</b> <b>CONSTRAINT_DONT_CARE</b> <b>NEW_DATA</b> <b>OLD_DATA</b> <b>NEW_A_OLD_B</b>	The behavior for the read-during-write mode. <ul style="list-style-type: none"> <li>The default value is <b>DONT_CARE</b>.</li> <li>The value of <b>NEW_DATA</b> is supported only when the read address and output data are registered by the write clock in the LUTRAM mode.</li> <li>The value of <b>CONSTRAINED_DONT_CARE</b> is supported only in the LUTRAM mode.</li> <li>The value of <b>NEW_A_OLD_B</b> is supported only when the <code>operation_mode</code> parameter is set to <b>QUAD_PORT</b>.</li> </ul>
init_file	*.mif *.hex	The initialization file.
init_file_layout	<b>PORT_A</b> <b>PORT_B</b>	The layout of the initialization file.
maximum_depth	—	The depth of the memory block slices.

*continued...*

Name	Legal Values	Description
clock_enable_input_a	<b>NORMAL</b> <b>BYPASS</b> <b>ALTERNATE</b>	The clock enable for the input registers of port A.
clock_enable_output_a	<b>NORMAL</b> <b>BYPASS</b>	The clock enable for the output registers of port A.
clock_enable_core_a	<b>NORMAL</b> <b>BYPASS</b> <b>ALTERNATE</b>	The clock enable for the core of port A.
clock_enable_input_b	<b>NORMAL</b> <b>BYPASS</b> <b>ALTERNATE</b>	The clock enable for the input registers of port B.
clock_enable_output_b	<b>NORMAL</b> <b>BYPASS</b>	The clock enable for the output registers of port B.
clock_enable_core_b	<b>NORMAL</b> <b>BYPASS</b> <b>ALTERNATE</b>	The clock enable for the core of port A.
read_during_write_mode_port_a	<b>NEW_DATA_NO_NBE_READ</b> <b>NEW_DATA_WITH_NBE_READ</b> <b>OLD_DATA</b> <b>DONT_CARE</b>	The read-during-write behavior for port A.
read_during_write_mode_port_b	<b>NEW_DATA_NO_NBE_READ</b> <b>NEW_DATA_WITH_NBE_READ</b> <b>OLD_DATA</b> <b>DONT_CARE</b>	The read-during-write behavior for port B.
enable_ecc	<b>TRUE</b> <b>FALSE</b>	Enables or disables the ECC feature.
ecc_pipeline_stage_enabled	<b>TRUE</b> <b>FALSE</b>	<ul style="list-style-type: none"> <li>Specifies whether to enable ECC Pipeline Registers before the output decoder to achieve the same performance as non-ECC mode at the expense of one cycle of latency.</li> <li>The parameter <code>enable_ecc</code> must set to <b>TRUE</b> if this parameter is set to <b>TRUE</b>.</li> <li>The parameter <code>outdata_reg_b</code> cannot set to UNREGISTERED if this parameter is set to <b>TRUE</b>.</li> <li>The default value is <b>FALSE</b>.</li> </ul>
enable_ecc_encoder_bypass	<b>TRUE</b> <b>FALSE</b>	Enables or disables the ECC Encoder Bypass feature. <ul style="list-style-type: none"> <li>The parameter <code>enable_ecc</code> must set to <b>TRUE</b> if this parameter is set to <b>TRUE</b>.</li> </ul>
enable_coherent_read	<b>TRUE</b> <b>FALSE</b>	Enables or disables the coherent read feature. <ul style="list-style-type: none"> <li>The default value is <b>FALSE</b>.</li> </ul>
enable_force_to_zero	<b>TRUE</b> <b>FALSE</b>	Enables or disables the Force-to-Zero feature. <ul style="list-style-type: none"> <li>The default value is <b>FALSE</b>.</li> </ul>
width_eccncparity	<b>8</b>	The width of the <code>eccncparity</code> signal.
optimization_option	<b>AUTO</b> <b>HIGH_SPEED</b>	Specifies how the RAM block would be optimized.

Name	Legal Values	Description
	<b>LOW_POWER</b>	<ul style="list-style-type: none"> <li>• If <b>AUTO</b> is selected, the fitter determines whether the RAM block is in High_Speed or Low_Power mode.</li> <li>• The RAM block type must be M20K when High_Speed or Low_Power is selected.</li> </ul>



## 3. Functional Description

---

Describes the features and functionality of the embedded memory blocks and the ports of the RAM: 1-PORT, RAM: 2-PORT, ROM: 1-PORT, and ROM: 2-PORT IP cores.

### 3.1. Memory Block Types

Intel provides various sizes of embedded memory blocks for various devices.

The parameter editor allows you to implement your memory in the following ways:

- Select the type of memory blocks available based on your target device. To select the appropriate memory block type for your device, obtain more information about the features of your selected embedded memory block in your target device, such as the maximum performance, supported configurations (depth × width), byte enable, power-up condition, and the write and read operation triggering.
- Use logic cells. As compared to embedded memory resources, using logic cells to create memory reduces the design performance and utilizes more area. This implementation is normally used when you have used up all the embedded memory resources. When logic cells are used, the parameter editor provides you with the following two types of logic cell implementations:
  - Default logic cell style—the write operation triggers (internally) on the rising edge of the write clock and have continuous read. This implementation uses less logic cells and is faster, but it is not fully compatible with the Stratix® M512 emulation style.
  - Stratix M512 emulation logic cell style—the write operation triggers (internally) on the falling edge of the write clock and performs read only on the rising edge of the read clock.
- Select the **Auto** option, which allows the software to automatically select the appropriate embedded memory resource. When you set the memory block type to **Auto**, the compiler favors larger block types that can support the memory capacity you require in a single embedded memory block. This setting gives the best performance and requires no logic elements (LEs) for glue logic. When you create the memory with specific embedded memory blocks, such as M9K, the compiler is still able to emulate wider and deeper memories than the block type supported natively. The compiler spans multiple embedded memory blocks (only of the same type) with glue logic added in the LEs as needed.

**Note:** To obtain proper implementation based on the memory configuration you set, allow the Intel Quartus Prime software to automatically choose the memory type. This gives the compiler the flexibility to place the memory function in any available memory resources based on the functionality and size.

**Table 3. Embedded Memory Blocks in Intel FPGA Devices**

Device Family	Memory Block Type					
	MLAB (640 bits)	M9K (9 Kbits)	M144K (144 Kbits)	M10K (10 Kbits)	M20K (20 Kbits)	Logic Cell (LC)
Arria® II GX	Yes	Yes	–	–	–	Yes
Arria II GZ	Yes	Yes	Yes	–	–	Yes
Arria V	Yes	–	–	Yes	–	Yes
Intel Arria 10	Yes	–	–	–	Yes	Yes
Cyclone® IV	–	Yes	–	–	–	Yes
Cyclone V	Yes	–	–	Yes	–	Yes
Intel Cyclone 10 LP	–	Yes	–	–	–	Yes
Intel Cyclone 10 GX	Yes	–	–	–	Yes	Yes
MAX® II	–	–	–	–	–	Yes
Intel MAX 10	–	Yes	–	–	–	Yes
Stratix IV	Yes	Yes	Yes	–	–	Yes
Stratix V	Yes	–	–	–	Yes	Yes

**Note:** To identify the type of memory block that the software selects to create your memory, refer to the Fitter report after compilation.

### 3.2. Write and Read Operations Triggering

The embedded memory blocks vary slightly in its supported features and behaviors. One important variation is the difference in the write and read operations triggering.

**Table 4. Write and Read Operations Triggering for Embedded Memory Blocks**

This table lists the write and read operations triggering for various embedded memory blocks.

Embedded Memory Blocks	Write Operation	Read Operation
M10K	Rising clock edges	Rising clock edges
M20K	Rising clock edges	Rising clock edges
M144K	Rising clock edges	Rising clock edges
M9K	Rising clock edges	Rising clock edges

*continued...*

- (1) MLAB blocks are not supported in simple dual-port RAM mode with mixed-width port feature, true dual-port RAM mode, and dual-port ROM mode.
- (2) Write operation triggering is not applicable to ROMs.


Embedded Memory Blocks	Write Operation	Read Operation
MLAB	Falling clock edges Rising clock edges (in Intel Arria 10, Arria V, Cyclone V, and Stratix V devices only)	Rising clock edges <sup>(3)</sup>
M-RAM	Rising clock edges	Rising clock edges
M4K	Falling clock edges	Rising clock edges
M512	Falling clock edges	Rising clock edges

It is important that you understand the write operation triggering to avoid potential write contentions that can result in unknown data storage at that location.

These figures show the valid write operation that triggers at the rising and falling clock edge, respectively.

**Figure 1. Valid Write Operation that Triggers at Rising Clock Edges**


This figure assumes that  $t_{wc}$  is the maximum write cycle time interval. Write operation of data 03 through port B does not meet the criteria and causes write contention with the write operation at port A, which result in unknown data at address 01. The write operation at the next rising edge is valid because it meets the criteria and data 04 replaces the unknown data.



- (3) MLAB supports continuous reads. For example, when you write a data at the write clock rising edge and after the write operation is complete, you see the written data at the output port without the need for a read clock rising edge.
- (2) Write operation triggering is not applicable to ROMs.

**Figure 2. Valid Write Operation that Triggers at Falling Clock Edges**

This figure assumes that  $t_{wc}$  is the maximum write cycle time interval. Write operation of data 04 through port B does not meet the criteria and therefore causes write contention with the write operation at port A that result in unknown data at address 01. The next data (05) is latched at the next rising clock edge that meets the criteria and is written into the memory block at the falling clock edge.



**Note:** Data and addresses are latched at the rising edge of the write clock regardless of the different write operation triggering.

### 3.3. Port Width Configurations

The following equation defines the port width configuration: Memory depth (number of words) × Width of the data input bus.

- If your port width configuration (either the depth or the width) is more than the amount an internal memory block can support, additional memory blocks (of the same type) are used. For example, if you configure your M9K as 512 × 36, which exceeds the supported port width, two 512 × 18 M9Ks are used to implement your RAM.
- In addition to the supported configuration provided, you can set the memory depth to a non-power of two, but the actual memory depth allocated can vary. The variation depends on the type of resource implemented.
- If the memory is implemented in dedicated memory blocks, setting a non-power of two for the memory depth reflects the actual memory depth.
- When you implement your memory using dedicated memory blocks, refer to the Fitter report to check the actual memory depth.

(2) Write operation triggering is not applicable to ROMs.

### 3.4. Mixed-width Port Configuration

Only dual-port RAM and dual-port ROM support mixed-width port configuration for all memory block types except when they are implemented with LEs. The support for mixed-width port depends on the width ratio between port A and port B. In addition, the supporting ratio varies for various memory modes, memory blocks, and target devices.

**Note:** MLABs do not have native support for mixed-width operation, thus the option to select MLABs is disabled in the parameter editor. However, the Intel Quartus Prime software can implement mixed-width memories in MLABs by using more than one MLAB. Therefore, if you select **AUTO** for your memory block type, it is possible to implement mixed-width port memory using multiple MLABs.

Memory depth of 1 word is not supported in simple dual-port and true dual-port RAMs with mixed-width port. The parameter editor prompts an error message when the memory depth is less than 2 words. For example, if the width for port A is 4 bits and the width for port B is 8 bits, the smallest depth supported by the RAM is 4 words. This configuration results in memory size of 16 bits ( $4 \times 4$ ) and can be represented by memory depth of 2 words for port B. If you set the memory depth to 2 words that results in memory size of 8 bits ( $2 \times 4$ ), it can only be represented by memory depth of 1 word for port B, and therefore the width of the port is not supported.

### 3.5. Mixed-width Ratio Configuration

**Table 5. Supported Mixed-Width Ratio Configurations for Intel Arria 10**

Operation Mode	Mixed-width Ratio	
	Without Byte Enable	With Byte Enable
Simple dual-port	1, 2, 4, 8, 16, and 32	1, 2, and 4
True dual-port	1, 2, 4, 8, and 16	1 and 2
Simple quad-port	Not supported	Not supported

### 3.6. Maximum Block Depth Configuration

You can limit the maximum block depth of the dedicated memory block you use.

The memory block can be sliced to your desired maximum block depth. For example, the capacity of an M9K block is 9,216 bits, and the default memory depth is 8K, in which each address is capable of storing 1 bit ( $8K \times 1$ ). If you set the maximum block depth to 512, the M9K block is sliced to a depth of 512 and each address is capable of storing up to 18 bits ( $512 \times 18$ ).

You can use this option to save power usage in your devices. However, this parameter might increase the number of LEs and affects the design performance.

When the RAM is sliced shallower, the dynamic power usage decreases. However, for a RAM block with a depth of 256, the power used by the extra LEs starts to outweigh the power gain achieved by shallower slices.

You can also use this option to reduce the total number of memory blocks used (but at the expense of LEs). The 8K × 36 RAM uses 36 M9K RAM blocks with a default slicing of 8K × 1. By setting the maximum block depth to 1K, the 8K × 36 RAM can fit into 32 M9K blocks.

The maximum block depth must be in a power of two, and the valid values vary among different dedicated memory blocks.

**Table 6. Valid Range of Maximum Block Depth for Various Embedded Memory Blocks**

Embedded Memory Blocks	Valid Range
M10K	256–8K
M20K	512–16K
M144K	2K–16K
M9K	256–8K
MLAB	32–64 <sup>(5)</sup>
M512	32–512
M4K	128–4K
M-RAM	4K–64K

The parameter editor prompts an error message if you enter an invalid value for the maximum block depth. Intel recommends that you set the value to **Auto** if you are not sure of the appropriate maximum block depth to set or the setting is not important for your design. This setting enables the compiler to select the maximum block depth with the appropriate port width configuration for the type of embedded memory block of your memory.

### 3.7. Clocking Modes and Clock Enable

The embedded memory block supports various types of clocking modes depending on the memory mode you select.

**Table 7. Clocking Modes**

Clocking Modes	Description
Single Clock Mode	In the single clock mode, a single clock, together with a clock enable, controls all registers of the memory block.
Read/Write Clock Mode	In the read/write clock mode: <ul style="list-style-type: none"> <li>A read clock controls the data-output, read-address, and read-enable registers.</li> <li>A write clock controls the data-input, write-address, write-enable, and byte enable registers.</li> </ul>
Input/Output Clock Mode	In input/output clock mode:

*continued...*

<sup>(4)</sup> The maximum block depth must be in a power of two.

<sup>(5)</sup> The maximum block depth setting (64) for MLAB is not available for Arria V and Cyclone V devices.

Clocking Modes	Description
	<ul style="list-style-type: none"> <li>An input clock controls all registers related to the data input to the memory block including data, address, byte enables, read enables, and write enables.</li> <li>An output clock controls the data output registers.</li> </ul>
Independent Clock Mode	<p>In the independent clock mode, a separate clock is available for each port (A and B). Clock A controls all registers on the port A side; clock B controls all registers on the port B side.</p> <p><i>Note:</i> You can create independent clock enable for different input and output registers to control the shut down of a particular register for power saving purposes. From the parameter editor, click More Options (beside the clock enable option) to set the available independent clock enable that you prefer.</p>

**Table 8. Clocking Modes**

This table lists the embedded memory clocking modes.

Clocking Modes	Single-port RAM	Simple Dual-port RAM	True Dual-port RAM	Single-port ROM	Dual-port ROM
Single clock	Supported	Supported	Supported	Supported	Supported
Read/Write	—	Supported	—	—	—
Input/Output	Supported	Supported	Supported	Supported	Supported
Independent	—	—	Supported	—	Supported

*Note:* Asynchronous clock mode is only supported in MAX series of devices, and not supported in Stratix and newer devices. However, newer devices support asynchronous read memory for simple dual-port RAM mode if you choose MLAB memory block with unregistered rdaddress port.


*Note:* The clock enable signals are not supported for write address, byte enable, and data input registers on Arria V, Cyclone V, and Stratix V MLAB blocks.

### 3.8. Memory Blocks Address Clock Enable Support

The embedded memory blocks support address clock enable, which holds the previous address value for as long as the signal is enabled (`addressstall = 1`). When the memory blocks are configured in dual-port mode, each port has its own independent address clock enable. The default value for the address clock enable signal is low (disabled).


**Figure 3. Address Clock Enable**

This figure shows an address clock enable block diagram. The address clock enable is referred to by the port name `addressstall`.



**Figure 4. Address Clock Enable During Read Cycle Waveform**


This figure shows the address clock enable waveform during the read cycle.





**Figure 5. Address Clock Enable During the Write Cycle Waveform**

This figure shows the address clock enable waveform during the write cycle.



### 3.9. Byte Enable

All embedded memory blocks that are implemented as RAMs support byte enables that mask the input data so that only specific bytes, nibbles, or bits of data are written. The unwritten bytes or bits retain the previously written value.

The LSB of the byte-enable port corresponds to the LSB of the data bus. For example, if you use a RAM block in x18 mode and the byte-enable port is 01, **data [8..0]** is enabled and **data [17..9]** is disabled. Similarly, if the byte-enable port is 11, both data bytes are enabled.

You can specifically define and set the size of a byte for the byte-enable port. The valid values are 5, 8, 9, and 10, depending on the type of embedded memory blocks. The values of 5 and 10 are only supported by MLAB. To enable byte enable for port A and port B, the data width ratio has to be 1 or 2 for the RAM: 1-PORT and RAM: 2-PORT IP cores.


**Note:** To enable byte enable for port A and port B, the data width ratio has to be 1 or 2 for the RAM: 1-PORT and RAM: 2-PORT IP cores.

To create a byte-enable port, the width of the data input port must be a multiple of the size of a byte for the byte-enable port. For example, if you use an MLAB memory block, the byte enable is only supported if your data bits are multiples of 5, 8, 9 or 10, that is 10, 15, 16, 18, 20, 24, 25, 27, 30, and so on. If the width of the data input port is 10, you can only define the size of a byte as 5. In this case, you get a 2-bit byte-enable port, each bit controls 5 bits of data input written. If the width of the data input port is 20, then you can define the size of a byte as either 5 or 10. If you define

5 bits of input data as a byte, you get a 4-bit byte-enable port, each bit controls 5 bits of data input written. If you define 10 bits of input data as a byte, you get a 2-bit byte-enable port, each bit controls 10 bits of data input written.

**Figure 6. Byte Enable Functional Waveform**

This figure shows the results of the byte enable on the data that is written into the memory, and the data that is read from the memory.



For this functional waveform, New Data Mode is selected.

When a byte-enable bit is deasserted during a write cycle, the corresponding masked byte of the *q* output can appear as a "Don't Care" value or the current data at that location. This selection is only available if you set the read-during-write output behavior to New Data.

### 3.10. Asynchronous Clear

The embedded memory blocks in the Arria II GX, Arria II GZ, Stratix IV, Stratix V, and newer device families support the asynchronous clear feature used on the output latches and output registers. Therefore, if your RAM does not use output registers, clear the RAM outputs using the output latch asynchronous clear. The asynchronous clear feature allows you to clear the outputs even if the *q* output port is not registered. However, this feature is not supported in MLAB memory blocks.

The outputs stay cleared until the next clock. However, in Arria V, Cyclone V, and Stratix V devices, the outputs stay cleared until the next read.

**Note:** You cannot use the asynchronous clear port to clear the contents of the embedded memory. Use the asynchronous clear port to clear the contents of the input and output register stages only.

**Table 9. Asynchronous Clear Effects on the Input Ports for Various Devices in Various Memory Settings**

This table lists the asynchronous clear effects on the input ports for various devices in various memory settings.

Memory Mode	Arria II GX, Arria II GZ, Arria V, Cyclone V, Stratix IV, Stratix V, and newer devices
Single-port RAM	All registered input ports are not affected. <sup>(6)</sup>
Single dual-port RAM and True dual-port RAM	Only registered input read address port can be affected.
Single-port ROM	Registered input address port can be affected.
Dual-port ROM	All registered input ports are not affected.

**Note:** During a read operation, clearing the input read address asynchronously corrupts the memory contents. The same effect applies to a write operation if the write address is cleared.

**Note:** Beginning from Arria V, Cyclone V, and Stratix V devices onwards, an output clock signal is needed to successfully recover the output latch from an asynchronous clear signal. This implies that in a single clock mode true dual-port RAM, setting clock enabled on the registered output may affect the recovery of the unregistered output because they share the same output clock signal. To avoid this, provide an output clock signal (with clock enabled) to the output latch to deassert an asynchronous clear signal from the output latch.

### 3.11. Read Enable

Support for the read enable feature depends on the target device, memory block type, and the memory mode you select.

**Table 10. Read-Enable Support in Various Device Families**

This table lists the memory configurations for various device families that support the read enable feature.

Memory Modes	M9K, M144K, M10K, M20K	MLAB
Single-port RAM	Supported	—
Simple dual-port RAM	Supported	—
True dual-port RAM	Supported	—
Tri-port RAM	Supported	—
Single-port ROM	Supported	—
Dual-port ROM	Supported	—

If you create the read-enable port and perform a write operation (with the read enable port deasserted), the data output port retains the previous values that are held during the most recent active read enable. If you activate the read enable during a write operation, or if you do not create a read-enable signal, the output port shows the new data being written, the old data at that address, or a "Don't Care" value when read-during-write occurs at the same address location.

<sup>(6)</sup> When LCs are implemented in this memory mode, registered output port is not affected.

### 3.12. Read-During-Write

The read-during-write (RDW) occurs when a read and a write target the same memory location at the same time.

**Table 11. RDW Operation**

This table lists the RDW operations.

RDW Operation	Description
Same-Port RDW	<p>The same-port RDW occurs when the input and output of the same port access the same address location with the same clock. The same-port RDW has the following output choices:</p> <ul style="list-style-type: none"> <li>• New Data—New data is available on the rising edge of the same clock cycle on which it was written.</li> <li>• Old Data—The RAM outputs reflect the old data at that address before the write operation proceeds. Old Data is not supported for M10K and M20K memory blocks in single-port RAM and true dual-port RAM.</li> <li>• Don't Care—The RAM outputs "don't care" values for the RDW operation.</li> </ul>
Mixed-Port RDW	<p>The mixed-port RDW occurs when one port reads and another port writes to the same address location with the same clock. The mixed-port RDW has the following output choices:</p> <ul style="list-style-type: none"> <li>• Old Data—The RAM outputs reflect the old data at that address before the write operation proceeds. Old Data is supported for single clock configuration only.</li> <li>• Don't Care—The RAM outputs "don't care" or "unknown" values for RDW operation without analyzing the timing path.</li> </ul> <p>For LUTRAM, this option functions differently whereby when you enable this option, the RAM outputs "don't care" or "unknown" values for RDW operation but analyzes the timing path to prevent metastability. Therefore, if you want the RAM to output "don't care" values without analyzing the timing path, you have to turn on the <b>Do not analyze the timing between write and read operation</b>. <b>Metastability issues are prevented by never writing and reading at the same address at the same time</b> option.</p>

#### 3.12.1. Selecting RDW Output Choices for Various Memory Blocks

The available output choices for the RDW behavior vary, depending on the types of RDW and embedded memory block in use.

**Table 12. Output Choices for the Same-Port and Mixed-Port Read-During-Write**

This table lists the available output choices for the same-port, and mixed-port RDW for various embedded memory blocks.

Memory Block Types	Single-port RAM <sup>(7)</sup>	Simple dual-port RAM <sup>(8)</sup>	True dual-port RAM	
	Same port RDW	Mixed-port RDW	Same port RDW <sup>(9)</sup>	Mixed-port RDW <sup>(10)</sup>
M512	No parameter editor <sup>(11)</sup>	Old Data Don't Care	N/A	
M4K			No parameter editor <sup>(11)</sup>	Old Data

*continued...*

<sup>(7)</sup> Single-port RAM only supports same-port RDW, and the clocking mode must be either single clock mode, or input/output clock mode.

<sup>(8)</sup> Simple dual-port RAM only supports mixed-port RDW, and the clocking mode must be either single clock mode, or input/output clock mode.

<sup>(9)</sup> The clocking mode must be either single clock mode, input/output clock mode, or independent clock mode.

<sup>(10)</sup> The clocking mode must be either single clock mode, or input/output clock mode.

Memory Block Types	Single-port RAM <sup>(7)</sup>	Simple dual-port RAM <sup>(8)</sup>	True dual-port RAM	
	Same port RDW	Mixed-port RDW	Same port RDW <sup>(9)</sup>	Mixed-port RDW <sup>(10)</sup>
				Don't Care
M-RAM		Don't Care		Don't Care
MLAB	Don't Care New Data <sup>(12)</sup>	New Data <sup>(13)</sup> Old Data Don't Care	N/A MLAB is not supported in true dual-port RAM	
M9K	Don't Care New Data <sup>(14)</sup>	Old Data Don't Care	New Data <sup>(14)</sup> Old Data	Old Data Don't Care
M144K	Old Data	Old Data Don't Care	New Data <sup>(12)</sup>	Old Data Don't Care
M10K	Don't Care New Data <sup>(12)</sup>	Old Data Don't Care	New Data <sup>(12)</sup>	Old Data Don't Care
M20K	Old Data Don't Care	Old Data Don't Care	New Data <sup>(12)</sup>	Old Data Don't Care
LCs	No parameter editor <sup>(11)</sup>	Old Data Don't Care	N/A	

**Note:** The RDW old data mode is not supported when the Error Correction Code (ECC) is engaged.

- 
- (7) Single-port RAM only supports same-port RDW, and the clocking mode must be either single clock mode, or input/output clock mode.
- (8) Simple dual-port RAM only supports mixed-port RDW, and the clocking mode must be either single clock mode, or input/output clock mode.
- (9) The clocking mode must be either single clock mode, input/output clock mode, or independent clock mode.
- (10) The clocking mode must be either single clock mode, or input/output clock mode.
- (11) There is no option page available from the parameter editor in this mode. By default, the new data flows through to the output.
- (12) The new data behavior for same-port RDW support `NEW_DATA_NO_NBE_READ` for x on masked byte only when the byte enable applies.
- (13) Only supported in single clock mode with new data behavior of `NEW_DATA_NO_NBE_READ`.
- (14) There are two types of new data behavior for same-port RDW that you can choose from the parameter editor. When byte enable is applied, you can choose to read old data, or 'X' on the masked byte. The respective parameter values are:
- **`NEW_DATA_WITH_NBE_READ`** for old data on masked byte.
  - **`NEW_DATA_NO_NBE_READ`** for x on masked byte.

**Note:** If you are not concerned about the output when RDW occurs and would like to improve performance, you can select **Don't Care**. Selecting **Don't Care** increases the flexibility in the type of memory block being used, provided you do not assign block type when you instantiate the memory block.

### 3.13. Power-Up Conditions and Memory Initialization

Power-up conditions depend on the type of embedded memory blocks in use and whether or not the output port is registered.

**Table 13. Power-Up Conditions for Various Embedded Memory Blocks**

This table lists the power-up conditions in the various types of embedded memory blocks.

Embedded Memory Blocks	Power-Up Conditions
M512	Outputs cleared
M4K	Outputs cleared
M-RAM	Outputs cleared if registered, otherwise unknown
MLAB	Outputs cleared if registered, otherwise reads memory contents
M9K	Outputs cleared
M144K	Outputs cleared
M10K	Outputs cleared
M20K	Outputs cleared

The outputs of M512, M4K, M9K, M144K, M10K, and M20K blocks always power-up to zero, regardless of whether the output registers are used or bypassed. Even if a memory initialization file is used to pre-load the contents of the memory block, the output is still cleared.

MLAB and M-RAM blocks power-up to zero only if output registers are used. If output registers are not used, MLAB blocks power-up to read the memory contents while M-RAM blocks power-up to an unknown state.

**Note:** When the memory block type is set to **Auto** in the parameter editor, the compiler is free to choose any memory block type, in which the power-up value depends on the chosen memory block type. To identify the type of memory block the software selects to implement your memory, refer to the fitter report after compilation.

All memory blocks (excluding M-RAM) support memory initialization via the Memory Initialization File (.mif) or Hexadecimal (Intel-format) file (.hex). You can include the files using the parameter editor when you configure and build your RAM. For RAM, besides using the .mif file or the .hex file, you can initialize the memory to zero or 'X'. To initialize the memory to zero, select No, leave it blank. To initialize the content to 'X', turn on Initialize memory content data to XX..X on power-up in simulation. Turning on this option does not change the power-up behavior of the RAM but initializes the content to 'X'. For example, if your target memory block is M4K, the output is cleared during power-up (based on Table 13 on page 22). The content that is initialized to 'X' is shown only when you perform the read operation.

**Note:** The Intel Quartus Prime software searches for the altsyncram init\_file in the project directory, the project db directory, user libraries, and the current source file location.

### 3.14. Error Correction Code

The error correction code (ECC) feature detects and corrects output data errors. You have the option to use pipeline registers to improve performance. The ECC feature is supported only in the following conditions:

- Memory blocks and not MLABs or logic cells
- Simple dual-port mode
- Same-width ports
- Byte-enable feature is disabled

**Note:** When the ECC feature is enabled, the result of a RDW in a mixed-port configuration is always Don't care.

**Note:** The simulation model does not support the ECC feature for Intel Arria 10 devices.

**Table 14. ECC Features in Memory Blocks**

Memory Block	Supported Port Width	Single Error	Double Adjacent Error	Triple Adjacent Error
M144K	Up to 64 bits	Detection and correction	Detection only	-
M20K	Up to 32 bits	Detection and correction	Detection and correction	Detection only
M20K (Intel Arria 10)	More than 32 bits—achieved by stitching 32-bit M20K blocks together.			

**Table 15. Error Status**

The IP uses the `eccstatus` signal to indicate the status of the error detection and correction.

M144K <code>eccstatus[2..0]</code>	M20K <code>eccstatus[1..0]</code>	Description
000	00	No error.
011	-	Single error was detected and corrected.
101	-	Double error was detected.
001	01	Illegal status.
010	01	Illegal status.
100	01	Illegal status.
11X	01	Illegal status.
-	10	An error was detected and corrected. However, the memory array is not updated.
-	11	An error was detected but not corrected in the output data.

### 3.15. Freeze Logic

The freeze logic feature specifies whether to implement clock-enable circuitry for use in a partial reconfiguration region.

This feature is applicable only to the RAM modes:

- Single-port RAM
- Dual-port RAM

You have the option to turn on **Implement clock-enable circuitry for use in a partial reconfiguration** to enable the freeze logic feature in the parameter editors of the RAM/ROM IP cores.





## 4. Embedded Memory Design Consideration

---

### 4.1. Avoid Providing Non-Deterministic Input

When running the embedded memory simulation model, you must ensure that you do not provide "X" or `dont_care` as inputs to the simulation model. Providing "X" or `don't_care` may result in unexpected behavior in simulation.

## 5. Parameters and Signals

### Related Information

Changing Parameter Settings Manually on page 4

### 5.1. RAM: 1-Port IP Core Parameters

**Table 16. RAM: 1-Port IP Core Parameters Description**

Parameter	Legal Values	Description	
<b>Parameter Settings: Widths/Blk Type/Clks</b>			
How wide should the 'q' output bus be?	—	Specifies the width of the 'q' output bus.	
How many <X>-bit words of memory?	—	Specifies the number of <X>-bit words.	
What should the memory block type be?	Auto, M-RAM, M4K, M512, M9K, M10K, M144K, MLAB, M20K, LCs	Specifies the memory block type. The types of memory block that are available for selection depends on your target device.	
Set the maximum block depth to	Auto, 32, 64, 128, 256, 512, 1024, 2048, 4096, 8192, 16384, 32768, 65536	Specifies the maximum block depth in words.	
What clocking method would you like to use?	<ul style="list-style-type: none"> <li>Single clock</li> <li>Dual clock: use separate 'input' and 'output' clocks</li> </ul>	Specifies the clocking method to use. <ul style="list-style-type: none"> <li><b>Single clock</b>—A single clock and a clock enable controls all registers of the memory block.</li> <li><b>Dual clock: use separate 'input' and 'output' clocks</b>—An input clock controls all registers related to the data input to the embedded memory block including data, address, byte enables, read enables, and write enables. An output clock controls the data output registers.</li> </ul>	
<b>Parameter Settings: Regs/Clken/Byte Enable/Aclrs</b>			
Which ports should be registered? The following options are available: <ul style="list-style-type: none"> <li>'data' and 'wren' input ports</li> <li>'address' input port</li> <li>'q' output port</li> </ul>	On/Off	Specifies whether to register the input and output ports.	
Create one clock enable signal for each clock signal. Note: All registered ports are controlled by the enable signal(s)	On/Off	Specifies whether to turn on the option to create one clock enable signal for each clock signal.	
More Options	Use clock enable for port A input registers	On/Off	Specifies whether to use clock enable for port A input registers.
	Use clock enable for port A output registers	On/Off	Specifies whether to use clock enable for port A output registers.
<i>continued...</i>			

Intel Corporation. All rights reserved. Intel, the Intel logo, and other Intel marks are trademarks of Intel Corporation or its subsidiaries. Intel warrants performance of its FPGA and semiconductor products to current specifications in accordance with Intel's standard warranty, but reserves the right to make changes to any products and services at any time without notice. Intel assumes no responsibility or liability arising out of the application or use of any information, product, or service described herein except as expressly agreed to in writing by Intel. Intel customers are advised to obtain the latest version of device specifications before relying on any published information and before placing orders for products or services.

\*Other names and brands may be claimed as the property of others.

Parameter		Legal Values	Description
	Create an 'addressstall_a' input port.	On/Off	Specifies whether to create a addressstall_a input port. You can create this port to act as an extra active low clock enable input for the address registers.
	Create byte enable for port A	On/Off	Specifies whether to create a byte enable for port A. Turn on this option if you want to mask the input data so that only specific bytes, nibbles, or bits of data are written. To enable byte enable for port A and port B, the data width ratio has to be 1 or 2 for the RAM: 1-PORT and RAM: 2-PORT IP cores.
	What is the width of a byte for byte enables?	<ul style="list-style-type: none"> <li>MLAB: 5 or 10</li> <li>Other memory block types: 8 or 9</li> <li>M10K and M20K: 8, 9, or 10</li> </ul>	Specifies the byte width of the byte enable port. The width of the data input port must be divisible by the byte size.
	Create an 'aclr' asynchronous clear for the registered ports.	On/Off	Specifies whether to create an asynchronous clear port for the registered data, wren, address, q, and byteena_a ports.
More Options	'q' port	On/Off	Turn on this option for the 'q' port to be affected by the asynchronous clear signal. The disabled ports are not affected by the asynchronous clear signal.
	Create a 'rden' read enable signal	On/Off	Specifies whether to create a read enable signal.
Parameter Settings: Read During Write Option			
	What should the q output be when reading from a memory location being written to?	New data, Don't Care	Specifies the output behavior when read-during-write occurs. <b>New Data</b> —New data is available on the rising edge of the same clock cycle on which it was written. <b>Don't Care</b> —The RAM outputs "don't care" or "unknown" values for read-during-write operation.
	Get x's for write masked bytes instead of old data when byte enable is used	On/Off	Turn on this option to obtain 'X' on the masked byte. For M10K and M20K memory block, this option is not available if you specify <b>New Data</b> as the output behavior when RDW occurs.
<b>Parameter Settings: Mem Init</b>			
	Do you want to specify the initial content of the memory?	<ul style="list-style-type: none"> <li>No, leave it blank</li> <li>Yes, use this file for the memory content data</li> </ul>	Specifies the initial content of the memory. To initialize the memory to zero, select <b>No, leave it blank</b> . To use a memory initialization file (.mif) or a hexadecimal (Intel-format) file (.hex), select <b>Yes, use this file for the memory content data</b> .
	Enable Partial Reconfiguration Initialization Mode	On/Off	Initializes a clock enable circuit in the same PR region as the RAM.
<i>continued...</i>			

Parameter	Legal Values	Description
Allow In-System Memory Content Editor to capture and update content independently of the system clock	On/Off	Specifies whether to allow In-System Memory Content Editor to capture and update content independently of the system clock.
The 'Instance ID' of this RAM is	None	Specifies the RAM ID.
Implement clock-enable circuitry for use in a partial reconfiguration region	On/Off	Specifies whether to implement clock-enable circuitry for use in a partial reconfiguration region.

## 5.2. RAM: 2-Port IP Core Parameters

This table lists the parameters for the RAM: 2-Port IP core.

**Table 17. RAM: 2-Port Parameter Settings**

Parameter	Legal Values	Description
<b>Parameter Settings: General</b>		
How will you be using the dual port RAM?	<ul style="list-style-type: none"> <li>With one read port and one write port</li> <li>With two read /write ports</li> </ul>	Specifies how you use the dual port RAM.
How do you want to specify the memory size?	<ul style="list-style-type: none"> <li>As a number of words</li> <li>As a number of bits</li> </ul>	Determines whether to specify the memory size in words or bits.
<b>Parameter Settings: Widths/ Blk Type</b>		
How many <X>-bit words of memory?	—	Specifies the number of <X>-bit words.
Use different data widths on different ports	On/Off	Specifies whether to use different data widths on different ports.
When you select <b>With one read port and one write port</b> , the following options are available: <ul style="list-style-type: none"> <li>How wide should the 'q_a' output bus be?</li> <li>How wide should the 'data_a' input bus be?</li> <li>How wide should the 'q' output bus be?</li> </ul>	—	Specifies the width of the input and output ports.
When you select <b>With two read/write ports</b> , the following options are available: <ul style="list-style-type: none"> <li>How wide should the 'q_a' output bus be?</li> <li>How wide should the 'q_b' output bus be?</li> </ul>		
What should the memory block type be?	Auto, M-RAM, M4K, M512, M9K, M10K, M144K, MLAB, M20K, LCs	Specifies the memory block type. The types of memory block that are available for selection depends on your target device.
How should the memory be implemented?	<ul style="list-style-type: none"> <li>Use default logic cell style</li> <li>Use Stratix M512 emulation logic cell style</li> </ul>	Specifies the logic cell implementation options. This option is enabled only when you choose LCs memory type.
<i>continued...</i>		

Parameter	Legal Values	Description
Set the maximum block depth to	Auto, 32, 64, 128, 256, 512, 1024, 2048, 4096	Specifies the maximum block depth in words. This option is enabled only when you set the memory block type to <b>Auto</b> .
<b>Parameter Settings: Clks/Rd, Byte En</b>		
What clocking method would you like to use?	<p>When you select <b>With one read port and one write port</b>, the following values are available:</p> <ul style="list-style-type: none"> <li>Single clock</li> <li>Dual clock: use separate 'input' and 'output' clocks</li> <li>Dual clock: use separate 'read' and 'write' clock</li> </ul> <p>When you select <b>With two read/write ports</b>, the following options are available:</p> <ul style="list-style-type: none"> <li>Single clock</li> <li>Dual clock: use separate 'input' and 'output' clocks</li> <li>Dual clock: use separate clocks for A and B ports</li> </ul>	<p>Specifies the clocking method to use.</p> <ul style="list-style-type: none"> <li><b>Single clock</b>—A single clock and a clock enable controls all registers of the memory block.</li> <li><b>Dual Clock: use separate 'input' and 'output' clocks</b>—An input clock controls all registers related to the data input to the embedded memory block including data, address, byte enables, read enables, and write enables. An output clock controls the data output registers.</li> <li><b>Dual clock: use separate 'read' and 'write' clock</b>—A write clock controls the data-input, write-address, and write-enable registers while the read clock controls the data-output, read-address, and read-enable registers.</li> <li><b>Dual clock: use separate clocks for A and B ports</b>—Clock A controls all registers on the port A side; clock B controls all registers on the port B side. Each port also supports independent clock enables for both port A and port B registers, respectively.</li> </ul>
When you select <b>With one read port and one write port</b> , the following option is available: Create a 'rden' read enable signal	—	Specifies whether to create a read enable signal for port B.
When you select <b>With two read/write ports</b> , the following option is available: Create a 'rden_a' and 'rden_b' read enable signal	—	Specifies whether to create a read enable signal for port A and B.
Create byte enable for port A	—	Specifies whether to create a byte enable for port A and B. Turn on these options if you want to mask the input data so that only specific bytes, nibbles, or bits of data are written.
Create byte enable for port B	—	
<i>continued...</i>		

Parameter	Legal Values	Description	
		To enable byte enable for port A and port B, the data width ratio has to be 1 or 2 for the RAM: 1-PORT and RAM: 2-PORT IP cores. The option to create a byte enable for port B is only available when you select the <b>With two read/write ports</b> option.	
Enable error checking and correcting (ECC) to check and correct single bit errors and detect double errors	On/Off	Specifies whether to enable the ECC feature that corrects single bit errors and detects double errors at the output of the memory. This option is only available in devices that support M144K memory block type.	
Enable error checking and correcting (ECC) to check and correct single bit errors, double adjacent bit errors, and detect triple adjacent bit errors	On/Off	Specifies whether to enable the ECC feature that corrects single bit errors, double adjacent bit errors, and detects triple adjacent bit errors at the output of the memory. This option is only available in devices that support M20K memory block type.	
<b>Parameter Settings: Regs/Clkens/Aclrs</b>			
Which ports should be registered? When you select <b>With one read port and one write port</b> , the following options are available: <ul style="list-style-type: none"> <li>• `data`, `waddress`, and `wren` write input ports</li> <li>• `raddress` and `rden` read input port</li> <li>• Read output port(s) `q`</li> </ul> When you select <b>With two read/write ports</b> , the following options are available: <ul style="list-style-type: none"> <li>• `data_a`, `waddress_a`, and `wren_a` write input ports</li> <li>• Read output port(s) `q_a` and `q_b`</li> </ul>	On/Off	Specifies whether to register the read or write input and output ports.	
More Options	When you select <b>With one read port and one write port</b> , the following options are available: <ul style="list-style-type: none"> <li>• `data` port</li> <li>• `waddress` port</li> <li>• `wren` port</li> <li>• `raddress` port</li> <li>• `q_b` port</li> </ul> When you select <b>With two read/write ports</b> , the following options are available: <ul style="list-style-type: none"> <li>• `data_a` port</li> <li>• `data_b` port</li> <li>• `waddress_a` port</li> <li>• `waddress_b` port</li> <li>• `wren_a` port</li> </ul>	On/Off	The read and write input ports are turned on by default. You only need to specify whether to register the Q output ports.

*continued...*

Parameter		Legal Values	Description
	<ul style="list-style-type: none"> <li>'wren_b' port</li> <li>'q_a' port</li> <li>'q_b' port</li> </ul>		
Create one clock enable signal for each clock signal.		On/Off	Specifies whether to turn on the option to create one clock enable signal for each clock signal.
More Options	<p>When you select <b>With one read port and one write port</b>, the following option is available:</p> <ul style="list-style-type: none"> <li>Use clock enable for write input registers</li> </ul> <p>When you select <b>With two read /write ports</b>, the following options are available:</p> <ul style="list-style-type: none"> <li>Use clock enable for port A input registers</li> <li>Use clock enable for port B input registers</li> <li>Use clock enable for port A output registers</li> <li>Use clock enable for port B output register</li> </ul>	On/Off	Clock enable for port B input and output registers are turned on by default. You only need to specify whether to use clock enable for port A input and output registers.
More Options	<p>When you select <b>With one read port and one write port</b>, the following options are available:</p> <ul style="list-style-type: none"> <li>Create an 'wr_addrsstall' input port.</li> <li>Create an 'rd_addrsstall' input port.</li> </ul> <p>When you select <b>With two read /write ports</b>, the following options are available:</p> <ul style="list-style-type: none"> <li>Create an 'addrsstall_a' input port.</li> <li>Create an 'addrsstall_b' input port.</li> </ul>	On/Off	Specifies whether to create clock enables for address registers. You can create these ports to act as an extra active low clock enable input for the address registers.
Create an 'aclr' asynchronous clear for the registered ports.		On/Off	Specifies whether to create an asynchronous clear port for the registered ports.
More Options	<p>When you select With one read port and one write port, the following options are available:</p> <ul style="list-style-type: none"> <li>'q_b' port</li> <li>'rdaddress' port</li> </ul>	On/Off	Specifies whether the 'raddress', 'q_a', and 'q_b' ports are cleared by the aclr port.

*continued...*

Parameter		Legal Values	Description
	<p>When you select With two read /write ports, the following options are available:</p> <ul style="list-style-type: none"> <li>'q_a' port</li> <li>'q_b' port</li> </ul>		
<b>Parameter Settings: Output 1</b>			
	<p>When you select <b>With one read port and one write port</b>, the following option is available:</p> <ul style="list-style-type: none"> <li>How should the q output behave when reading a memory location that is being written from the other port?</li> </ul> <p>When you select <b>With two read /write ports</b>, the following option is available:</p> <ul style="list-style-type: none"> <li>How should the q_a and q_b outputs behave when reading a memory location that is being written from the other port?</li> </ul>	<ul style="list-style-type: none"> <li>Old memory contents appear</li> <li>I do not care</li> </ul>	<p>Specifies the output behavior when read-during-write occurs.</p> <ul style="list-style-type: none"> <li><b>Old memory contents appear</b>— The RAM outputs reflect the old data at that address before the write operation proceeds.</li> <li><b>I do not care</b>—This option functions differently when you turn it on depending on the following memory block type you select: <ul style="list-style-type: none"> <li>When you set the memory block type to <b>Auto, M144K, M512, M4K, M9K, M10K, M20K</b> or any other block RAM, the RAM outputs 'don't care' or "unknown" values for read-during-write operation without analyzing the timing path.</li> <li>When you set the memory block type to <b>MLAB</b> (for LUTRAM), the RAM outputs 'dont care' or 'unknown' values for read-during-write operation but analyzes the timing path to prevent metastability.</li> </ul> </li> </ul>
	<p>Do not analyze the timing between write and read operation. Metastability issues are prevented by never writing and reading at the same address at the same time.</p>	<p>On/Off</p>	<p>Turn on this option when you want the RAM to output 'don't care' or unknown values for read-during-write operation without analyzing the timing path. This option is only available for LUTRAM and is enabled when you set memory block type to <b>MLAB</b>.</p>
<b>Parameter Settings: Output 2 (This tab is only available when you select two read/ write ports)</b>			
<i>continued...</i>			



Parameter	Legal Values	Description
What should the 'q_a' output be when reading from a memory location being written to?	<ul style="list-style-type: none"> <li>New data</li> <li>Old Data</li> </ul>	Specifies the output behavior when read-during-write occurs. <ul style="list-style-type: none"> <li><b>New Data</b>—New data is available on the rising edge of the same clock cycle on which it was written.</li> <li><b>Old Data</b>—The RAM outputs reflect the old data at that address before the write operation proceeds.</li> </ul>
What should the 'q_b' output be when reading from a memory location being written to?		
Get x's for write masked bytes instead of old data when byte enable is used	On/Off	Turn on this option to obtain 'X' on the masked byte.
<b>Parameter Settings: Mem Init</b>		
Do you want to specify the initial content of the memory?	<ul style="list-style-type: none"> <li>No, leave it blank</li> <li>Yes, use this file for the memory content data</li> </ul>	Specifies the initial content of the memory. <p>To initialize the memory to zero, select <b>No, leave it blank</b>.</p> <p>To use a memory initialization file (.mif) or a hexadecimal (Intel-format) file (.hex), select <b>Yes, use this file for the memory content data</b>.</p>
Enable Partial Reconfiguration Initialization Mode	On/Off	Initializes a clock enable circuit in the same PR region as the RAM.
Implement clock-enable circuitry for use in a partial reconfiguration region	On/Off	Specifies whether to implement clock-enable circuitry for use in a partial reconfiguration region.

### 5.3. ROM: 1-PORT IP Core Parameters

This table lists the parameters for the ROM: 1-PORT IP Core.

**Table 18. ROM: 1-PORT IP Core Parameters**

Parameter	Legal Values	Description
<b>Parameter Settings: General Page</b>		
How wide should the 'q' output bus be?	—	Specifies the width of the 'q' output bus.
How many <X>-bit words of memory?	—	Specifies the number of <X>-bit words.
What should the memory block type be?	Auto, M4K, M9K, M144K, M10K, M20K	Specifies the memory block type. The types of memory block that are available for selection depends on your target device.
Set the maximum block depth to	Auto, 32, 64, 128, 256, 512, 1024, 2048, 4096	Specifies the maximum block depth in words.
<i>continued...</i>		

Parameter		Legal Values	Description
What clocking method would you like to use?		<ul style="list-style-type: none"> <li>Single clock</li> <li>Dual clock: use separate 'input' and 'output' clocks</li> </ul>	Specifies the clocking method to use. <ul style="list-style-type: none"> <li><b>Single clock</b>—A single clock and a clock enable controls all registers of the memory block</li> <li><b>Dual clock (Input and Output clock)</b>—The input clock controls the address registers and the output clock controls the data-out registers. There are no write-enable, byte-enable, or data-in registers in ROM mode.</li> </ul>
<b>Parameter Settings: Regs/CIken/Aclrs</b>			
Which ports should be registered? 'q' output port		On/Off	Specifies whether to register the 'q' output port.
Create one clock enable signal for each clock signal. Note: All registered ports are controlled by the enable signal(s)		On/Off	Specifies whether to turn on the option to create one clock enable signal for each clock signal.
More Options	Use clock enable for port A input registers	On/Off	Specifies whether to use clock enable for port A input registers.
	Use clock enable for port A output registers	On/Off	Specifies whether to use clock enable for port A output registers.
	Create an 'addressstall_a' input port.	On/Off	Specifies whether to create a addressstall_a input port. You can create this port to act as an extra active low clock enable input for the address registers.
Create an 'aclr' asynchronous clear for the registered ports.		On/Off	Specifies whether to create an asynchronous clear port for the registered ports.
More Options	'address' port	On/Off	Specifies whether the 'address' port should be affected by the 'aclr' port.
	'q' port	On/Off	Specifies whether the 'q' port should be affected by the 'aclr' port.
Create a 'rden' read enable signal		On/Off	Specifies whether to create a read enable signal.
<b>Parameter Settings: Mem Init</b>			
Do you want to specify the initial content of the memory?		Yes, use this file for the memory content data	Specifies the initial content of the memory. In ROM mode you must specify a memory initialization file (.mif) or a hexadecimal (Intel-format) file (.hex). The <b>Yes, use</b>

**continued...**

Parameter	Legal Values	Description
		<b>this file for the memory content data</b> option is turned on by default.
Allow In-System Memory Content Editor to capture and update content independently of the system clock	On/Off	Specifies whether to allow In-System Memory Content Editor to capture and update content independently of the system clock
The 'Instance ID' of this ROM is	—	Specifies the ROM ID.

## 5.4. ROM: 2-PORT IP Core Parameters

This table lists the ROM: 2-PORT IP Core parameters.

**Table 19. ROM: 2-PORT IP Core Parameters**

Parameter	Legal Values	Description
<b>Parameter Settings: Widths/Blk Type</b>		
How do you want to specify the memory size?	<ul style="list-style-type: none"> <li>As a number of words</li> <li>As a number of bits</li> </ul>	Determines whether to specify the memory size in words or bits.
How many <X>-bit words of memory?	32, 64, 128, 256, 512, 1024, 2048, 4096, 8192, 16384, 32768, 65536	Specifies the number of <X>-bit words.
Use different data widths on different ports	On/Off	Specifies whether to use different data widths on different ports.
How wide should the 'q_a' output bus be?	—	Specifies the width of the 'q_a' and 'q_b' output ports.
How wide should the 'q_b' output bus be?		
What should the memory block type be?	Auto, M4K, M9K, M144K, M10K, M20K	Specifies the memory block type. The types of memory block that are available for selection depends on your target device
Set the maximum block depth to	Auto, 128, 256, 512, 1024, 2048, 4096	Specifies the maximum block depth in words. This option is enabled only when you choose <b>Auto</b> as the memory block type.
<b>Parameter Settings: Clks/Rd, Byte En</b>		
<i>continued...</i>		

Parameter		Legal Values	Description
What clocking method would you like to use?		<ul style="list-style-type: none"> <li>• Single clock</li> <li>• Dual clock: use separate 'input' and 'output' clocks</li> <li>• Dual clock: use separate clocks for A and B ports</li> </ul>	<p>Specifies the clocking method to use.</p> <ul style="list-style-type: none"> <li>• <b>Single clock</b>—A single clock and a clock enable controls all registers of the memory block</li> <li>• <b>Dual clock: use separate 'input' and 'output' clocks</b>—The input clock controls the address registers and the output clock controls the data-out registers. There are no write-enable, byte-enable, or data-in registers in ROM mode.</li> <li>• <b>Dual clock: use separate clocks for A and B ports</b>—Clock A controls all registers on the port A side; clock B controls all registers on the port B side. Each port also supports independent clock enables for both port A and port B registers, respectively.</li> </ul>
Create a 'rden_a' and 'rden_b' read enable signals		—	Specifies whether to create read enable signals.
<b>Parameter Settings: Regs/Clkens/Aclrs</b>			
Read output port(s) 'q_a' and 'q_b'		On/Off	Specifies whether to register the 'q_a' and 'q_b' output ports.
More Options	'q_a' port	On/Off	Specifies whether to register the 'q_a' output port.
	'q_b' port	On/Off	Specifies whether to register the 'q_b' output port.
Create one clock enable signal for each clock signal.		On/Off	Specifies whether to turn on the option to create one clock enable signal for each clock signal.
More Options	Use clock enable for port A input registers	On/Off	Specifies whether to use clock enable for port A input registers.
	Use clock enable for port A output registers	On/Off	Specifies whether to use clock enable for port A output registers.
	Create an 'addressstall_a' input port.	On/Off	Specifies whether to create addressstall_a and addressstall_b input ports. You can create these ports to act as an extra active low clock enable input for the address registers.
	Create an 'addressstall_b' input port.	On/Off	Specifies whether to create an asynchronous clear port for the registered ports.
<i>continued...</i>			

Parameter		Legal Values	Description
Create an 'aclr' asynchronous clear for the registered ports.		On/Off	Specifies whether to create an asynchronous clear port for the registered ports.
More Options	'q_a' port	On/Off	Specifies whether the 'q_a' port should be cleared by the aclr port.
	'q_b' port	On/Off	Specifies whether the 'q_b' port should be cleared by the aclr port.
<b>Parameter Settings: Mem Init</b>			
Do you want to specify the initial content of the memory?		Yes, use this file for the memory content data	Specifies the initial content of the memory. In ROM mode you must specify a memory initialization file (.mif) or a hexadecimal (Intel-format) file (.hex). The <b>Yes, use this file for the memory content data</b> option is turned on by default.
The initial content file should conform to which port's dimensions?		<ul style="list-style-type: none"> <li>PORT_A</li> <li>PORT_B</li> </ul>	Specifies whether the initial content file conforms to port A or port B.

## 5.5. Signals

**Table 20. Interface Signals of the Embedded Memory IP Cores**

Signal	Type	Required	Description
data_a	Input	Optional	Data input to port A of the memory. The data_a port is required if you set the <b>operation_mode</b> parameter to any of the following values: <ul style="list-style-type: none"> <li>SINGLE_PORT</li> <li>DUAL_PORT</li> <li>BIDIR_DUAL_PORT</li> </ul>
address_a	Input	Yes	Address input to port A of the memory. The address_a signal is required for all operation modes.
wren_a	Input	Optional	Write enable input for address_a port. The wren_a signal is required if you set the <b>operation_mode</b> to any of the following values: <ul style="list-style-type: none"> <li><b>SINGLE_PORT</b></li> <li><b>DUAL_PORT</b></li> <li><b>BIDIR_DUAL_PORT</b></li> </ul>
rden_a	Input	Optional	Read enable input for address_a port. The rden_a signal is supported depending on your selected memory mode and memory block.
byteena_a	Input	Optional	Byte enable input to mask the data_a port so that only specific bytes, nibbles, or bits of the data are written. The byteena_a port is not supported in the following conditions: <ul style="list-style-type: none"> <li>If implement_in_les parameter is set to ON</li> <li>If operation_mode parameter is set to ROM</li> </ul>
<i>continued...</i>			

Signal	Type	Required	Description
addressstall_a	Input	Optional	Address clock enable input to hold the previous address of address_a port for as long as the addressstall_a port is high.
q_a	Output	Yes	Data output from port A of the memory. The q_a port is required if the operation_mode parameter is set to any of the following values: <ul style="list-style-type: none"> <li>SINGLE_PORT</li> <li>BIDIR_DUAL_PORT</li> <li>ROM</li> </ul> The width of q_a port must be equal to the width of data_a port.
data_b	Input	Optional	Data input to port B of the memory. The data_b port is required if the operation_mode parameter is set to BIDIR_DUAL_PORT.
address_b	Input	Optional	Address input to port B of the memory. The address_b port is required if the operation_mode parameter is set to the following values: <ul style="list-style-type: none"> <li>DUAL_PORT</li> <li>BIDIR_DUAL_PORT</li> </ul>
wren_b	Input	Yes	Write enable input for address_b port. The wren_b port is required if operation_mode is set to BIDIR_DUAL_PORT.
rden_b	Input	Optional	Read enable input for address_b port. The rden_b port is supported depending on your selected memory mode and memory block
byteena_b	Input	Optional	Byte enable input to mask the data_b port so that only specific bytes, nibbles, or bits of the data are written. The byteena_b port is not supported in the following conditions: <ul style="list-style-type: none"> <li>If implement_in_les parameter is set to ON</li> <li>If operation_mode parameter is set to SINGLE_PORT, DUAL_PORT, or ROM</li> </ul>
addressstall_b	Input	Optional	Address clock enable input to hold the previous address of address_b port for as long as the addressstall_b port is high.
q_b	Output	Yes	Data output from port B of the memory. The q_b port is required if the operation_mode is set to the following values: <ul style="list-style-type: none"> <li>DUAL_PORT</li> <li>BIDIR_DUAL_PORT</li> </ul> The width of q_b port must be equal to the width of data_b port.
clock0	Input	Yes	The following describes which of your memory clock must be connected to the clock0 port, and port synchronization in different clocking modes: <ul style="list-style-type: none"> <li>Single clock: Connect your single source clock to clock0 port. All registered ports are synchronized by the same source clock.</li> <li>Read/Write: Connect your write clock to clock0 port. All registered ports related to write operation, such as data_a port, address_a port, wren_a port, and byteena_a port are synchronized by the write clock.</li> <li>Input Output: Connect your input clock to clock0 port. All registered input ports are synchronized by the input clock.</li> <li>Independent clock: Connect your port A clock to clock0 port. All registered input and output ports of port A are synchronized by the port A clock.</li> </ul>
clock1	Input	Optional	The following describes which of your memory clock must be connected to the clock1 port, and port synchronization in different clocking modes:

**continued...**

Signal	Type	Required	Description
			<ul style="list-style-type: none"> <li>Single clock: Not applicable. All registered ports are synchronized by <code>clock0</code> port.</li> <li>Read/Write: Connect your read clock to <code>clock1</code> port. All registered ports related to read operation, such as <code>address_b</code> port, <code>rden_b</code> port, and <code>q_b</code> port are synchronized by the read clock.</li> <li>Input Output: Connect your output clock to <code>clock1</code> port. All the registered output ports are synchronized by the output clock.</li> <li>Independent clock: Connect your port B clock to <code>clock1</code> port. All registered input and output ports of port B are synchronized by the port B clock.</li> </ul>
<code>clocken0</code>	Input	Optional	Clock enable input for <code>clock0</code> port.
<code>clocken1</code>	Input	Optional	Clock enable input for <code>clock1</code> port.
<code>clocken2</code>	Input	Optional	Clock enable input for <code>clock0</code> port.
<code>clocken3</code>	Input	Optional	Clock enable input for <code>clock1</code> port.
<code>aclr0</code> <code>aclr1</code>	Input	Optional	<p>Asynchronously clear the registered input and output ports. The <code>aclr0</code> port affects the registered ports that are clocked by <code>clock0</code> clock, while the <code>aclr1</code> port affects the registered ports that are clocked by <code>clock1</code> clock.</p> <p>The asynchronous clear effect on the registered ports can be controlled through their corresponding asynchronous clear parameter, such as <code>outdata_aclr_a</code>, <code>address_aclr_a</code>, and so on.</p>
<code>eccstatus</code>	Output	Optional	<p>A 3-bit wide error correction status port. Indicate whether the data that is read from the memory has an error in single-bit with correction, fatal error with no correction, or no error bit occurs.</p> <p>In Stratix V devices, the M20K ECC status is communicated with two-bit wide error correction status port. The M20K ECC detects and fixes a single bit error event or a double adjacent error event, or detects three adjacent errors without fixing the errors.</p> <p>The <code>eccstatus</code> port is supported if all the following conditions are met:</p> <ul style="list-style-type: none"> <li><code>operation_mode</code> parameter is set to <code>DUAL_PORT</code></li> <li><code>ram_block_type</code> parameter is set to <code>M144K</code> or <code>M20K</code></li> <li><code>width_a</code> and <code>width_b</code> parameter have the same value</li> <li>Byte enable is not used</li> </ul>
<code>data</code>	Input	Yes	Data input to the memory. The data port is required and the width must be equal to the width of the <code>q</code> port.
<code>wraddress</code>	Input	Yes	Write address input to the memory. The <code>wraddress</code> port is required and must be equal to the width of the <code>raddress</code> port.
<code>wren</code>	Input	Yes	Write enable input for <code>wraddress</code> port. The <code>wren</code> port is required.
<code>rdaddress</code>	Input	Yes	Read address input to the memory. The <code>rdaddress</code> port is required and must be equal to the width of <code>wraddress</code> port.
<code>rden</code>	Input	Optional	Read enable input for <code>rdaddress</code> port. The <code>rden</code> port is supported when the <code>use_eab</code> parameter is set to <code>OFF</code> . The <code>rden</code> port is not supported when the <code>ram_block_type</code> parameter is set to <code>MLAB</code> . Instantiate the <code>ALTSYNCRAM</code> IP core if you want to use read enable feature with other memory blocks.
<code>byteena</code>	Input	Optional	Byte enable input to mask the data port so that only specific bytes, nibbles, or bits of data are written. The <code>byteena</code> port is not supported when <code>use_eab</code> parameter is set to <code>OFF</code> . It is supported in Arria II GX and newer devices with the <code>ram_block_type</code> parameter set to <code>MLAB</code> .
<code>wraddressstall</code>	Input	Optional	Write address clock enable input to hold the previous write address of <code>wraddress</code> port for as long as the <code>wraddressstall</code> port is high.

*continued...*

Signal	Type	Required	Description
rdaddressstall	Input	Optional	Read address clock enable input to hold the previous read address of rdaddress port for as long as the wraddressstall port is high. The rdaddressstall port is only supported in newer devices except when the rdaddress_reg parameter is set to UNREGISTERED.
q	Output	Yes	Data output from the memory. The q port is required, and must be equal to the width data port.
inclock	Input	Yes	The following describes which of your memory clock must be connected to the inclock port, and port synchronization in different clocking modes: <ul style="list-style-type: none"> <li>Single clock: Connect your single source clock to inclock port and outclock port. All registered ports are synchronized by the same source clock.</li> <li>Read/Write: Connect your write clock to inclock port. All registered ports related to write operation, such as data port, wraddress port, wren port, and byteena port are synchronized by the write clock.</li> <li>Input/Output: Connect your input clock to inclock port. All registered input ports are synchronized by the input clock.</li> </ul>
outclock	Input	Yes	The following describes which of your memory clock must be connected to the outclock port, and port synchronization in different clocking modes: <ul style="list-style-type: none"> <li>Single clock: Connect your single source clock to inclock port and outclock port. All registered ports are synchronized by the same source clock.</li> <li>Read/Write: Connect your read clock to outclock port. All registered ports related to read operation, such as rdaddress port, rdren port, and q port are synchronized by the read clock.</li> <li>Input/Output: Connect your output clock to outclock port. The registered q port is synchronized by the output clock.</li> </ul>
inclocken	Input	Optional	Clock enable input for inclock port.
outclocken	Input	Optional	Clock enable input for outclock port.
aclr	Input	Optional	Asynchronously clear the registered input and output ports. The asynchronous clear effect on the registered ports can be controlled through their corresponding asynchronous clear parameter, such as indata_aclr, wraddress_aclr, and so on.

**Note:** When running the embedded memory simulation model, you must ensure that you do not provide "X" or dont\_care as inputs to the simulation model. Providing "X" or don't\_care may result in unexpected behavior in simulation.





## 6. Design Example

---

Simulate the designs using the ModelSim\* - Intel FPGA Edition software to generate a waveform display of the device behavior.

The following design files in `Internal_Memory_DesignExample.zip`:

- `ecc_encoder.v`
- `ecc_decoder.v`
- `true_dp_ram.v`
- `top_dpam.v`
- `true_dp_ram.vt`
- `true_dp.do`
- `true_dp_ram.qar` (Intel Quartus Prime design file)

### Related Information

- [Internal\\_Memory\\_DesignExample.zip](#)  
Provides the design examples for this user guide
- [ModelSim - Intel FPGA Edition Software Support](#)  
The support page includes links to such topics as installation, usage, and troubleshooting for the ModelSim - Intel FPGA Edition software.

### 6.1. External ECC Implementation with True-Dual-Port RAM

The ECC features are only supported internally in simple dual-port RAM by Stratix IV devices when the M144K is implemented or by Stratix V when the M20K is implemented. Therefore, this design example describes how ECC features can be implemented in other RAM modes, regardless of the type of device memory block you use. It also demonstrates the features of the same-port and mixed-port read-during-write behaviors.

This design example uses a true dual-port RAM and illustrates how the ECC feature can be implemented external to the RAM. The ALTECC\_ENCODER and ALTECC\_DECODER IP cores are required as the ALTECC\_ENCODER IP core encodes the data input before writing the data into the RAM, while the ALTECC\_DECODER IP core decodes the data output from the RAM before transferring the data out to other parts of the logic.

In this design example, the raw data width is 8 bits and is encoded by the ALTECC\_ENCODER IP core block to produce a 13-bit width data that is written into the true dual-port RAM when write-enable signal is asserted. Because the RAM mode has two dedicated write ports, another encoder is implemented for the other RAM input port.

Two ALTECC\_DECODER blocks are also implemented at each of the data output ports of the RAM. When the read-enable signal is asserted, the encoded data is read from the RAM address and decoded by the ALTECC\_DECODER blocks, respectively. The decoder shows the status of the data as no error detected, single-bit error detected and corrected, or fatal error (more than 1-bit error).

This example also includes a "corrupt zero bit" control signal at port A of the RAM. When the signal is asserted, it changes the state of the zero-bit (LSB) encoded data before it is written into the RAM. This signal is used to corrupt the zero-bit data storing through port A, and examines the effect of the ECC features.

This design example describes how ECC features can be implemented with the RAM for cases in which the ECC is not supported internally by the RAM. However, the design examples might not represent the optimized design or implementation.

### 6.1.1. Generating the ALTECC\_ENCODER and ALTECC\_DECODER with the RAM: 2-PORT IP Core

To generate the ALTECC\_ENCODER and ALTECC\_DECODER with the RAM: 2-PORT IP core, follow these steps:

1. Open the **Internal\_Memory\_DesignExample.zip** file and extract **true\_dp.qar**.
2. In the Intel Quartus Prime software, open the **true\_dp.qar** file and restore the archive file into your working directory.
3. In the IP Catalog (**Tools > IP Catalog**), locate and double-click the ALTECC IP core. The parameter editor appears.
4. Specify the following parameters:

**Table 21. Configuration Settings for ALTECC\_ENCODER**

Option	Value
How do you want to configure this module?	Configure this module as an ECC encoder
How wide should the data be?	8 bits
Do you want to pipeline the functions?	Yes, I want an output latency of 1 clock cycle
Create an 'aclr' asynchronous clear port	Not selected
Create a 'clocken' clock enable clock	Not selected

5. Click Finish. The **ecc\_encoder.v** module is built.
6. In the IP Catalog double-click the ALTECC IP core. The parameter editor appears.
7. Specify the following parameters:

**Table 22. Configuration Settings for ALTECC\_DECODER**

Option	Value
How do you want to configure this module?	Configure this module as an ECC decoder
How wide should the data be?	13 bits
Do you want to pipeline the functions?	Yes, I want an output latency of 1 clock cycle
Create an 'aclr' asynchronous clear port	Not selected
Create a 'clocken' clock enable clock	Not selected

8. Click Finish. The **ecc\_decoder.v** module is built.
9. In the IP Catalog double-click the ALTECC IP core. The parameter editor appears.
10. Specify the following parameters:

**Table 23. Configuration Settings for RAM: 2-Port IP Core**

Option	Value
Which type of output file do you want to create?	Verilog HDL
What name do you want for the output file?	true_dp_ram
Return to this page for another create operation	Turned off
Currently selected device family:	Stratix IV
How will you be using the dual port ram?	With two read/write ports
How do you want to specify the memory size?	As a number of words
How many 8-bit words of memory?	16
Use different data widths on different ports	Not selected
How wide should the 'q_a' output bus be?	13
What should the memory block type be?	M9K
Set the maximum block depth to	Auto
Which clocking method do you want to use?	Single clock
Create 'rden_a' and 'rden_b' read enable signals	Not selected
Byte Enable Ports	Not selected
Which ports should be registered?	All write input ports and read output ports
Create one clock enable signal for each signal	Not selected
Create an 'aclr' asynchronous clear for the registered ports	Not selected
Mixed Port Read-During-Write for Single Input Clock RAM	Old memory contents appear
Port A Read-During-Write Option	New Data
Port B Read-During-Write Option	Old Data
Do you want to specify the initial content of the memory?	Not selected
Generate netlist	Turned off
Variation file (.vhd)	Turned on
AHDL Include file (.inc)	Turned off
VHDL component declaration file (.cmp)	Turned on
Intel Quartus Prime symbol file (.bsf)	Turned off
Instantiation template file(.vhd)	Turned off

11. Click Finish. The **true\_dp\_ram.v** module is built.

The **top\_dpram.v** is a design variation file that contains the top level file that instantiates two encoders, a true dual-port RAM, and two decoders. To simulate the design, a testbench, **true\_dp\_ram.vt**, is created for you to run in the ModelSim - Intel FPGA Edition software.

## 6.1.2. Simulating the Design

To simulate the design in the ModelSim - Intel FPGA Edition software, follow these steps:

1. Unzip the **Internal\_Memory\_DesignExample.zip** file to any working directory on your PC.
2. Start the ModelSim - Intel FPGA Edition software.
3. On the File menu, click **Change Directory**.
4. Select the folder in which you unzipped the files.
5. Click **OK**.
6. On the Tools menu, point to **TCL** and click **Execute Macro**. The **Execute Do File** dialog box appears.
7. Select the **true\_dp.do** file and click **Open**. The **true\_dp.do** file is a script file that automates all the necessary settings, compiles and simulates the design files, and displays the simulation waveform.
8. Verify the result shown in the Waveform Viewer window.

You can rearrange signals, remove signals, add signals, and change the radix by modifying the script in **true\_dp.do** accordingly.

### 6.1.2.1. Simulation Results

This table lists the top-level block contains the input and output ports.

**Table 24. Top-level Input and Output Ports Representations**

Ports Name	Ports Type	Descriptions
clock	Input	System Clock for the encoders, RAM, and decoders.
corrupt_dataa_bit0	Input	Registered active high control signal that 'twist' the zero bit (LSB) of input encoded data at port A before writing into the RAM. <sup>(15)</sup>
address_a data_a wren_a rden_a	Input	Address input, data input, write enable, and read enable to port A of the RAM. <sup>(15)</sup>
address_b data_b wren_b rden_b	Input	Address input, data input, write enable, and read enable to port B of the RAM. <sup>(15)</sup>
rdata1 err_corrected1 err_detected1	Output	Output data read from port A of the RAM, and the ECC-status signals reflecting the data read. <sup>(16)</sup>

*continued...*

<sup>(15)</sup> For input ports, only data signal goes through the encoder; others bypass the encoder and go directly to the RAM block. Because the encoder uses one pipeline, signals that bypass the encoder require additional pipelines before going to the RAM. This has been implemented in the top level.

Ports Name	Ports Type	Descriptions
err_fatal1		
rdata2 err_corrected2 err_detected2 err_fatal2	Output	Output data read from port B of the RAM, and the ECC-status signals reflecting the data read. <sup>(16)</sup>

Figure 7. Simulation Results

This figure shows the expected simulation waveform results in the ModelSim - Intel FPGA Edition software.





Figure 8. Same-Port Read-During-Write

This figure shows the timing diagram of when the same-port read-during-write occurs for each port A and port B of the RAM.




(16) The encoder and decoder each use one pipeline while the RAM uses two pipelines, making the total pipeline equal to four. Therefore, read data is only shown at output ports four clock cycles after the read enable is initiated.

At 2500 ps, same-port read-during-write occurs for each port A and port B. Because the true dual-port RAM configured to port A is reading the new data and port B is reading the old data when the same-port read-during-write occurs, the `rdata1` port shows the new data `aa` and the `rdata2` port shows the old data `00` after four clock cycles at 17500 ps. When the data is read again from the same address at the next rising clock edge at 7500 ps, the `rdata2` port shows the recent data `bb` at 22500 ps.

**Figure 9. Mixed-Port Read-During-Write**


This figure shows the timing diagram of when the mixed-port read-during-write occurs.



At 12500 ps, mixed-port read-during-write occurs when data `cc` is both written to port A, and is reading from port B, simultaneously targeting the same address 1. Because the true dual-port RAM that is configured to mixed-port read-during-write is showing the old data, the `rdata2` port shows the old data `bb` after four clock cycles at 27500 ps. When the data is read again from the same address at the next rising clock edge at 17500 ps, the `rdata2` port shows the recent data `cc` at 32500 ps.

**Figure 10. Write Contention**


This figure shows the timing diagram of when the write contention occurs.



At 22500 ps, the write contention occurs when data dd and ee are written to address 0 simultaneously. Besides that, the same-port read-during-write also occurs for port A and port B. The setting for port A and port B for same-port read-during-write takes effect when the rdata1 port shows the new data dd and the rdata2 port shows the old data aa after four clock cycles at 37500 ps. When the data is read again from the same address at the next rising clock edge at 27500 ps, rdata1 and rdata2 ports show unknown values at 42500 ps. Apart from that, the unknown data input to the decoder also results in an unknown ECC status.

**Figure 11. Error Injection– Asserting corrupt\_dataa\_bit0**

This figure shows the timing diagram of the effect when an error is injected to twist the LSB of the encoded data at port A by asserting corrupt\_dataa\_bit0.



At 32500 ps, same-port read-during-write occurs at port A while mixed-port read-during-write occurs at port B. The `corrupt_dataa_bit0` is also asserted to corrupt the LSB of encoded data at port A; therefore, the storing data has the LSB corrupted, in which the intended data `ff` is corrupted, becomes `fe`, and stored at address 0. After four clock cycles at 47500 ps, the `rdata1` port shows the new data `ff` that has been corrected by the decoder, and the ECC status signals, `err_corrected1` and `err_detected1`, are asserted. For `rdata2` port, old data (which is unknown) is shown and the ECC-status signal remains unknown.

*Note:*

The decoders correct the single-bit error of the data shown at `rdata1` and `rdata2` ports only. The actual data stored at address 0 in the RAM remains corrupted, until new data is written.

At 37500 ps, the same condition happens to port A and port B. The difference is port B reads the corrupted old data `fe` from address 0. After four clock cycles at 52500 ps, the `rdata2` port shows the old data `ff` that has been corrected by the decoder and the ECC status signals, `err_corrected2` and `err_detected2`, are asserted to show the data has been corrected.



## 7. Document Revision History for the Embedded Memory (RAM: 1-PORT, RAM: 2-PORT, ROM: 1-PORT, and ROM: 2-PORT) User Guide

Document Version	Intel Quartus Prime Version	Changes
2021.09.17	17.0	<ul style="list-style-type: none"> <li>Updated the descriptions for Read/Write Clock Mode and Input/Output Clock Mode in Table: <i>Clocking Modes</i>.</li> <li>Updated the description for <b>Dual clock: use separate 'input' and 'output' clocks</b> in Tables: <i>RAM: 1-Port Parameter Settings</i> and <i>RAM: 2-Port Parameter Settings</i>.</li> </ul>
2020.03.11	17.0	<ul style="list-style-type: none"> <li>Updated the <i>Design Example</i> topic.</li> <li>Restructured the document.</li> </ul>
2019.10.22	17.0	<ul style="list-style-type: none"> <li>Added new Topic—<i>Avoid Providing Non-Deterministic Input</i>.</li> <li>Added a note to the <i>RAM and ROM Interface Signals</i> topic.</li> </ul>

Date	Version	Changes
November 2017	2017.11.06	<ul style="list-style-type: none"> <li>Updated the <i>Changing Parameter Settings Manually</i> topic.</li> <li>Updated the <i>Freeze Logic</i> topic.</li> <li>Updated "ROM: 2-PORT IP Core Parameters" table: Removed MLAB reference in legal values for memory block type.</li> <li>Updated for latest branding standards.</li> <li>Made editorial updates throughout the document.</li> </ul>
May 2017	2017.05.08	<ul style="list-style-type: none"> <li>Rebranded to Intel.</li> <li>Updated to Embedded Memory IP Cores Getting Started topic with links to Introduction to IP core.</li> <li>Updated the Features topic to include freeze logic feature support for RAM modes.</li> <li>Updated the Write Operation description for MLAB blocks in the Write and Read Operations Triggering for Embedded Memory Blocks table.</li> <li>Added Mixed-width Ratio Configuration topic.</li> <li>Added Freeze Logic topic.</li> <li>Added the Implement clock-enable circuitry for use in a partial reconfiguration region option for the RAM: 1-PORT and RAM: 2-PORT IP cores.</li> <li>Added support for Cyclone 10 LP and GX device families.</li> <li>Updated the legal value for <code>operation_mode</code> from TRUE_DUAL_PORT to BIDIR_DUAL_PORT in the Parameters for altera_syncram table.</li> <li>Updated the Interface Signals of the Embedded Memory IP Cores table.</li> <li>Updated the Configuration Settings for RAM: 2-Port IP Core table in the Generating the ALTECC_ENCODER and ALTECC_DECODER with the RAM: 2-PORT IP Core topic.</li> <li>Updated note in the Clocking Modes and Clock Enable topic to remove Stratix III.</li> <li>Updated Quartus II to Intel Quartus Prime.</li> <li>Minor typographical corrections.</li> </ul>
<i>continued...</i>		

Intel Corporation. All rights reserved. Intel, the Intel logo, and other Intel marks are trademarks of Intel Corporation or its subsidiaries. Intel warrants performance of its FPGA and semiconductor products to current specifications in accordance with Intel's standard warranty, but reserves the right to make changes to any products and services at any time without notice. Intel assumes no responsibility or liability arising out of the application or use of any information, product, or service described herein except as expressly agreed to in writing by Intel. Intel customers are advised to obtain the latest version of device specifications before relying on any published information and before placing orders for products or services.

\*Other names and brands may be claimed as the property of others.

Date	Version	Changes
May 2016	2016.05.02	<ul style="list-style-type: none"> <li>Updated the About Embedded Memory IP Cores topics.</li> <li>Added a new topic: Changing Parameter Settings Manually.</li> <li>Updated the Memory Block Types topic to add the memory types for Arria 10 and MAX 10.</li> <li>Updated the Error Correction Code topic.</li> </ul>
December 2014	2014.12.17	<ul style="list-style-type: none"> <li>Specified that to enable byte enable for port A and port B, the data width ratio has to be 1 or 2 for the RAM: 1-PORT and RAM: 2-PORT IP cores.</li> <li>Updated document template.</li> </ul>
2014.06.30	5.0	<ul style="list-style-type: none"> <li>Replaced MegaWizard Plug-In Manager information with IP Catalog.</li> <li>Added standard information about upgrading IP cores.</li> <li>Added standard installation and licensing information.</li> <li>Removed outdated device support level information. IP core device support is now available in IP Catalog and parameter editor.</li> <li>Removed all references to obsolete SOPC Builder tool.</li> </ul>
May 2014	4.4	Editorial fix to Table 4-1 on page 4-5.
November 2013	4.3	Updated Table 3-8 on page 3-18 to update M20K block information.
May 2013	4.2	Updated Table 3-4 on page 3-11 to fix a typographical error.
November 2012	4.1	<ul style="list-style-type: none"> <li>Added a note to the "Asynchronous Clear" on page 3-15 to state that internal contents cannot be cleared with the asynchronous clear signal.</li> <li>Updated note in "Clocking Modes and Clock Enable" on page 3-11 to include Stratix V devices.</li> <li>Added a note to the "Asynchronous Clear" on page 3-15 to clarify that clear deassertion on output latch is dependent on output clock.</li> </ul>
January 2012	4.0	Added a note to "Power-Up Conditions and Memory Initialization" section.
November 2011	3.0	<ul style="list-style-type: none"> <li>Updated the RAM2:Port parameter settings.</li> <li>Updated the Read-During-Write section. Added M10K memory block information.</li> <li>Added support information for Arria V and Cyclone V.</li> </ul>
March 2011	2.0	Added new features for M20K memory block.
November 2009	1.0	Initial release