Chapter 1. About This Kit
  Kit Features ................................................................. 1–1
  Hardware ................................................................. 1–1
  Software ................................................................. 1–1
  Quartus II Web Edition Software ...................................... 1–1
  Cyclone V GX FPGA Development Kit Installer ...................... 1–2

Chapter 2. Getting Started
  Before You Begin .......................................................... 2–1
  Inspect the Boards ......................................................... 2–1
  References ................................................................. 2–2

Chapter 3. Software Installation
  Installing the Quartus II Web Edition Software ......................... 3–1
  Licensing Considerations ................................................ 3–1
  Installing the Development Kit ......................................... 3–1
  Installing the USB-Blaster II Driver ................................... 3–2

Chapter 4. Development Board Setup
  Setting Up the Board ...................................................... 4–1
  Factory Default Switch Settings ....................................... 4–2

Chapter 5. Board Update Portal
  Connecting to the Board Update Portal Web Page ...................... 5–1
  Using the Board Update Portal to Update User Designs .............. 5–2

Chapter 6. Board Test System
  Preparing the Board ...................................................... 6–2
  Running the Board Test System ........................................ 6–2
  Using the Board Test System .......................................... 6–3
  The System Info Tab .................................................... 6–3
    Board Information .................................................... 6–3
    MAX V Registers ...................................................... 6–4
    JTAG Chain .......................................................... 6–4
    Qsys Memory Map .................................................... 6–5
  The GPIO Tab ............................................................ 6–5
    Character LCD ......................................................... 6–6
    User DIP Switches .................................................... 6–6
    User LEDs ............................................................ 6–6
    Push Button Switches ................................................ 6–6
  The Flash Tab ............................................................ 6–7
    Read ................................................................. 6–7
    Write ............................................................... 6–7
    Random Test ........................................................ 6–8
    CFI Query .......................................................... 6–8
    Increment Test ...................................................... 6–8
    Reset ............................................................... 6–8
    Erase ............................................................... 6–8
Contents

Data Display/Entry Boxes ................................................................. 6–8
Flash Memory Map ......................................................................... 6–8
The SSRAM Tab ............................................................................. 6–9
Read ................................................................................................. 6–9
Write ................................................................................................. 6–9
Random Test .................................................................................. 6–10
Increment Test ................................................................................ 6–10
The Power Monitor ........................................................................ 6–10
General Information ....................................................................... 6–11
Power Information ......................................................................... 6–11
Power Graph .................................................................................. 6–11
Graph Settings ................................................................................ 6–11
Reset ................................................................................................. 6–11
The Clock Control .......................................................................... 6–12
Serial Port Registers ....................................................................... 6–13
fXTAL ............................................................................................... 6–13
Target Frequency ............................................................................ 6–13
Read ................................................................................................. 6–14
Clear ................................................................................................. 6–14
Set New Frequency ......................................................................... 6–14
Configuring the FPGA Using the Quartus II Programmer .................. 6–14

Appendix A. Programming the Flash Memory Device
CFI Flash Memory Map ..................................................................... A–1
Preparing Design Files for Flash Programming ................................. A–2
Creating Flash Files Using the Nios II EDS ...................................... A–2
Programming Flash Memory Using the Board Update Portal ............ A–2
Programming Flash Memory Using the Nios II EDS ......................... A–3
Restoring the Flash Device to the Factory Settings .......................... A–4
Restoring the MAX V CPLD to the Factory Settings ......................... A–5

Additional Information
Document Revision History .............................................................. Info–1
How to Contact Altera ..................................................................... Info–1
Typographic Conventions .............................................................. Info–1
1. About This Kit

The Altera® Cyclone® V GX FPGA Development Kit is a complete design environment that includes both the hardware and software you need to develop Cyclone V GX FPGA designs.

Kit Features

This section briefly describes the Cyclone V GX FPGA Development Kit contents.

For a complete list of this kit’s contents and capabilities, refer to the Cyclone V GX FPGA Development Kit page.

Hardware

The Cyclone V GX FPGA Development Kit includes the following hardware:

- Cyclone V GX FPGA development board—A development platform that allows you to develop and prototype hardware designs running on the Cyclone V GX FPGA.
  
  For detailed information about the board components and interfaces, refer to the Cyclone V GX FPGA Development Board Reference Manual.

- Debug Header Breakout Board HSMC.
- Loopback Daughtercard HSMC.
- Power supply and cables—The kit includes the following items:
  - Power supply and AC adapters for North America/Japan, Europe, and the United Kingdom.
  - USB cable.
  - Ethernet cable.
  - Mini SMB cable.

Software

The software for this kit, described in the following sections, is available on the Altera website for immediate downloading. You can also request to have Altera mail the software to you on DVDs.

Quartus II Web Edition Software

The Quartus II Web Edition Software is a licensed set of Altera tools with full functionality.
Download the Quartus II Web Edition Software from the Quartus II Subscription Edition Software page of the Altera website. Alternatively, you can request a DVD from the Altera IP and Software DVD Request Form page of the Altera website.

To compare the Quartus II subscription and web editions, refer to Altera Quartus II Software — Subscription Edition vs. Web Edition. The kit also works in conjunction with the subscription edition.

**Cyclone V GX FPGA Development Kit Installer**

The license-free Cyclone V GX FPGA Development Kit installer includes all the documentation and design examples for the kit.

For information on installing the Development Kit Installer, refer to “Installing the Development Kit” on page 3–1.
The remaining chapters in this user guide lead you through the following Cyclone V GX FPGA development board setup steps:

- Inspecting the contents of the kit
- Installing the design and kit software
- Setting up, powering up, and verifying correct operation of the FPGA development board
- Configuring the Cyclone V GX FPGA
- Running the Board Test System designs

For complete information about the FPGA development board, refer to the Cyclone V GX FPGA Development Board Reference Manual.

Before You Begin

Before using the kit or installing the software, check the kit contents and inspect the boards to verify that you received all of the items listed in “Kit Features” on page 1–1. If any of the items are missing, contact Altera before you proceed.

Inspect the Boards

To inspect each board, perform these steps:

1. Place the board on an anti-static surface and inspect it to ensure that it has not been damaged during shipment.

   Without proper anti-static handling, you can damage the board.

2. Verify that all components on the boards appear in place and intact.

In typical applications with the Cyclone V GX FPGA development board, a heat sink is not necessary. However, under extreme conditions or for engineering sample silicon, the board might require additional cooling to stay within operating temperature guidelines. The board has two holes near the FPGA that accommodate many different heat sinks, including the Dynatron V31G. You can perform power consumption and thermal modeling to determine whether your application requires additional cooling. For information about measuring board and FPGA power in real time, refer to “The Power Monitor” on page 6–10.

For more information about power consumption and thermal modeling, refer to AN 358: Thermal Management for FPGAs.
References

Use the following links to check the Altera website for other related information:

- For the latest board design files and reference designs, refer to the Cyclone V GX FPGA Development Kit page.
- For additional daughter cards available for purchase, refer to the Development Board Daughtercards page.
- For the Cyclone V GX device documentation, refer to the Documentation: Cyclone V Devices page.
- To purchase devices from the eStore, refer to the Devices page.
- For Cyclone V GX OrCAD symbols, refer to the Capture CIS Symbols page.
- For Nios II 32-bit embedded processor solutions, refer to the Embedded Processing page.
This chapter explains how to install the following software:

- Quartus II Web Edition Software
- Cyclone V GX FPGA Development Kit software
- On-Board USB-Blaster™ II driver

### Installing the Quartus II Web Edition Software

The Quartus II Web Edition Software provides the necessary tools used for developing hardware and software for Altera devices. Included in the Quartus II Subscription Edition Software are the Quartus II software, the Nios II EDS, and the OpenCore Plus evaluation IP library. The Quartus II software (including Qsys) and the Nios II EDS are the primary development tools used to create the reference designs in this kit. To install the Altera development tools, perform these steps:

1. Run the Quartus II Web Edition Software installer you acquired in “Software” on page 1–1.
2. Follow the on-screen instructions to complete the installation process, choosing an installation directory that is relative to the Quartus II software installation directory.

If you have difficulty installing the Quartus II software, refer to *Altera Software Installation and Licensing Manual.*

### Licensing Considerations

The Quartus II Web Edition Software is license-free and supports Cyclone V GX devices without any additional licensing requirement. This kit also works in conjunction with the Quartus II Subscription Edition Software, once you obtain the proper license file. To purchase a subscription, contact your Altera sales representative.

### Installing the Development Kit

To install the development kit, perform these steps:

1. Download the Cyclone V GX FPGA Development Kit installer from the Cyclone V GX FPGA Development Kit page of the Altera website. Alternatively, you can request a development kit DVD from the Altera Kit Installations DVD Request Form page of the Altera website.
2. Run the Cyclone V GX FPGA Development Kit installer you acquired in “Software” on page 1–1.
3. Choosing an installation directory that is relative to the Quartus II software installation directory, follow the on-screen instructions to complete the installation process.
The installation program creates the Cyclone V GX FPGA Development Kit directory structure shown in Figure 3–1.

**Figure 3–1. Cyclone V GX FPGA Development Kit Installed Directory Structure**

![Diagram of directory structure](image)

The default Windows installation directory is `C:\altera\<version>\`. Early-release versions might have slightly different directory names.

Table 3–1 lists the file directory names and a description of their contents.

<table>
<thead>
<tr>
<th>Directory Name</th>
<th>Description of Contents</th>
</tr>
</thead>
<tbody>
<tr>
<td>board_design_files</td>
<td>Contains schematic, layout, assembly, and bill of material board design files. Use these files as a starting point for a new prototype board design.</td>
</tr>
<tr>
<td>demos</td>
<td>Contains demonstration applications.</td>
</tr>
<tr>
<td>documents</td>
<td>Contains the kit documentation.</td>
</tr>
<tr>
<td>examples</td>
<td>Contains the sample design files for the Cyclone V GX FPGA Development Kit.</td>
</tr>
<tr>
<td>factory_recovery</td>
<td>Contains the original data programmed onto the board before shipment. Use this data to restore the board with its original factory contents.</td>
</tr>
</tbody>
</table>

### Installing the USB-Blaster II Driver

The Cyclone V GX FPGA development board includes integrated USB-Blaster circuitry for FPGA programming. However, for the host computer and board to communicate, you must install the On-Board USB-Blaster II driver on the host computer.

Installation instructions for the On-Board USB-Blaster II driver for your operating system are available on the Altera website. On the Altera Programming Cable Driver Information page of the Altera website, locate the table entry for your configuration and click the link to access the instructions.

For USB-Blaster II configuration details, refer to the On-Board USB-Blaster II page.
4. Development Board Setup

The instructions in this chapter explain how to set up the Cyclone V GX FPGA development board.

Setting Up the Board

To prepare and apply power to the board, perform these steps:

1. The FPGA development board ships with its board switches preconfigured to support the design examples in the kit. If you suspect your board might not be currently configured with the default settings, follow the instructions in “Factory Default Switch Settings” on page 4–2 to return the board to its factory settings before proceeding.

2. The FPGA development board ships with design examples stored in the flash memory device. Verify the DIP switch (SW3.3) is set to the factory off (1) position to load the design stored in the factory portion of flash memory.

   The FPGA development board can be powered by the PCIe host adapter or the laptop power adapter. If you want to power the board by the PCIe host system, plug the FPGA development card into a standard PCIe connector. Alternatively, to power the FPGA development board using the laptop power adaptor, perform the following two steps:

3. Connect the 65 W, 15 VDC @ 4.3 A power supply to the DC Power Jack (J9) on the FPGA board and plug the cord into a power outlet.

   Use only the supplied power supply. Power regulation circuitry on the board can be damaged by power supplies with greater voltage, and a lower-rated power supply may not be able to provide enough power for the board.

4. Set the POWER switch (SW1) to the on position. When power is supplied to the board, blue LED (D23) illuminates indicating that the board has power.

   The MAX V device on the board contains (among other things) a parallel flash loader (PFL) megafunction. When the board powers up, the PFL reads a design from flash memory and configures the FPGA. The DIP switch (SW3.3) controls which design to load. When the switch is in the factory off (1) position, the PFL loads the design from the factory portion of flash memory.

   The kit includes a MAX V design which contains the MAX V PFL megafunction. The design resides in the <install dir>kits\cycloneVGX_5cgxfc7df31_fpga\examples\max5 directory.

   When configuration is complete, the Config Done LED (D15) illuminates, signaling that the Cyclone V GX device configured successfully.
For more information about the PFL megafunction, refer to Parallel Flash Loader Megafunction User Guide.

Factory Default Switch Settings

This section shows the factory switch settings (Figure 4–1) for the Cyclone V GX FPGA development board.

Figure 4–1. Switch Locations and Default Settings

To restore the switches to their factory default settings, perform these steps:

1. Set the DIP switch bank (SW3) to match Table 4–1 and Figure 4–1.

Table 4–1. SW3 DIP Switch Settings (Part 1 of 2)

<table>
<thead>
<tr>
<th>Switch</th>
<th>Board Label</th>
<th>Function</th>
<th>Default Position</th>
</tr>
</thead>
</table>
| 1      | CLK SEL    | Switch 1 has the following options:  
|        |             | ■ On (0) = SMA input clock is selected.  
|        |             | ■ Off (1) = Programmable oscillator clock is selected.  | Off |
| 2      | CLK EN     | Switch 2 has the following options:  
|        |             | ■ On (0) = On-board oscillator is disabled.  
|        |             | ■ Off (1) = On-board oscillator is enabled.  | Off |
2. Set the DIP switch bank (SW4) to match Table 4–2 and Figure 4–1.

### Table 4–2. SW4 DIP Switch Settings

<table>
<thead>
<tr>
<th>Switch</th>
<th>Board Label</th>
<th>Function</th>
<th>Default Position</th>
</tr>
</thead>
<tbody>
<tr>
<td>1</td>
<td>PCIE_PRESNT2n_x1</td>
<td>Switch 1 has the following options:</td>
<td>Off</td>
</tr>
<tr>
<td></td>
<td></td>
<td>■ On (0) = x1 presence detect is enabled.</td>
<td></td>
</tr>
<tr>
<td></td>
<td></td>
<td>■ Off (1) = x1 presence detect is disabled.</td>
<td></td>
</tr>
<tr>
<td>2</td>
<td>PCIE_PRESNT2n_x4</td>
<td>Switch 2 has the following options:</td>
<td>Off</td>
</tr>
<tr>
<td></td>
<td></td>
<td>■ On (0) = x4 presence detect is enabled.</td>
<td></td>
</tr>
<tr>
<td></td>
<td></td>
<td>■ Off (1) = x4 presence detect is disabled.</td>
<td></td>
</tr>
<tr>
<td>3</td>
<td>—</td>
<td></td>
<td>—</td>
</tr>
<tr>
<td>4</td>
<td>FAN_FORCE_ON</td>
<td>Switch 4 has the following options: (Fan is not included.)</td>
<td>Off</td>
</tr>
<tr>
<td></td>
<td></td>
<td>■ On (0) = Fan is turned on.</td>
<td></td>
</tr>
<tr>
<td></td>
<td></td>
<td>■ Off (1) = Fan is turned off.</td>
<td></td>
</tr>
</tbody>
</table>

3. Set the DIP switch bank (SW5) to match Table 4–3 and Figure 4–1.

### Table 4–3. SW5 JTAG DIP Switch Settings (Part 1 of 2)

<table>
<thead>
<tr>
<th>Switch</th>
<th>Board Label</th>
<th>Function</th>
<th>Default Position</th>
</tr>
</thead>
<tbody>
<tr>
<td>1</td>
<td>5M2210_JTAG_EN</td>
<td>Switch 1 has the following options:</td>
<td>Off</td>
</tr>
<tr>
<td></td>
<td></td>
<td>■ On (0) = Do not Include MAX V system controller in the JTAG chain.</td>
<td></td>
</tr>
<tr>
<td></td>
<td></td>
<td>■ Off (1) = Include MAX V system controller in the JTAG chain</td>
<td></td>
</tr>
<tr>
<td>2</td>
<td>HSMA_JTAG_EN</td>
<td>Switch 2 has the following options:</td>
<td>On</td>
</tr>
<tr>
<td></td>
<td></td>
<td>■ On (0) = Do not Include the HSMC Port A in the JTAG chain.</td>
<td></td>
</tr>
<tr>
<td></td>
<td></td>
<td>■ Off (1) = Include the HSMC Port A in the JTAG chain.</td>
<td></td>
</tr>
</tbody>
</table>
For more information about the FPGA board settings, refer to the *Cyclone V GX FPGA Development Board Reference Manual*.

---

### Table 4–3. SW5 JTAG DIP Switch Settings (Part 2 of 2)

<table>
<thead>
<tr>
<th>Switch</th>
<th>Board Label</th>
<th>Function</th>
<th>Default Position</th>
</tr>
</thead>
</table>
| 3      | PCIE_JTAG_EN| Switch 3 has the following options:  
  - On (0) = Do not include the PCI Express Edge connector in the JTAG chain.  
  - Off (1) = Include the PCI Express Edge connector in the JTAG chain. | On |
| 4      | —           | —        | —               |
5. Board Update Portal

The Cyclone V GX FPGA Development Kit ships with the Board Update Portal design example stored in the factory portion of the flash memory on the board. The design consists of a Nios II embedded processor, an Ethernet MAC, and an HTML web server.

When you power up the board with the DIP switch (SW3.3) in the factory off (1) position, the Cyclone V GX FPGA configures with the Board Update Portal design example. The design can obtain an IP address from any DHCP server and serve a web page from the flash on your board to any host computer on the same network. The web page allows you to upload new FPGA designs to the user hardware 1 portion of flash memory and provides useful kit-specific links and design resources.

After successfully updating the user hardware 1 flash memory, you can load the user design from flash memory into the FPGA. To do so, set the DIP switch (SW3.3) to the user on (0) position and power cycle the board.

The source code for the Board Update Portal design resides in the \kits\cycloneVGX_5cgxfc7df31_fpga\examples directory. If the Board Update Portal is corrupted or deleted from the flash memory, refer to “Restoring the Flash Device to the Factory Settings” on page A–4 to restore the board with its original factory contents.

Connecting to the Board Update Portal Web Page

This section provides instructions to connect to the Board Update Portal web page.

Before you proceed, ensure that you have the following:

- A PC with a connection to a working Ethernet port on a DHCP enabled network.
- A separate working Ethernet port connected to the same network for the board.
- The Ethernet and power cables that are included in the kit.

To connect to the Board Update Portal web page, perform these steps:

1. With the board powered down, set the DIP switch (SW3.3) to the factory off (1) position.
2. Attach the Ethernet cable from the board to your LAN.
3. Power up the board. The board connects to the LAN’s gateway router and obtains an IP address. The LCD on the board displays the IP address.
4. Launch a web browser on a PC that is connected to the same network, and enter the IP address from the LCD into the browser address bar. The Board Update Portal web page appears in the browser.
You can click *Cyclone V GX FPGA Development Kit* on the Board Update Portal web page to access the kit’s home page for documentation updates and additional new designs.

You can also navigate directly to the *Cyclone V GX FPGA Development Kit* page of the Altera website to determine if you have the latest kit software.

### Using the Board Update Portal to Update User Designs

The Board Update Portal allows you to write new designs to the user hardware portion of flash memory. Designs must be in the Nios II Flash Programmer File (.flash) format.

Design files available from the *Cyclone V GX FPGA Development Kit* page include .flash files. You can also create .flash files from your own custom design. Refer to “Preparing Design Files for Flash Programming” on page A–2 for information about preparing your own design for upload.

To upload a design over the network into the user portion of flash memory on your board, perform these steps:

1. Perform the steps in “Connecting to the Board Update Portal Web Page” to access the Board Update Portal web page.

2. In the **Hardware File Name** field specify the .flash file that you either downloaded from the Altera website or created on your own. If there is a software component to the design, specify it in the same manner using the **Software File Name** field; otherwise, leave the **Software File Name** field blank.

3. Click **Upload**. The progress bar indicates the percent complete.

4. To configure the FPGA with the new design after the flash memory upload process is complete, set the DIP switch (SW3.3) to the user on (0) position and power cycle the board.

As long as you don’t overwrite the factory image in the flash memory device, you can continue to use the Board Update Portal to write new designs to the user hardware portion of flash memory. If you do overwrite the factory image, you can restore it by following the instructions in “Restoring the Flash Device to the Factory Settings” on page A–4.
6. Board Test System

The kit includes a design example and an application called the Board Test System (BTS) to test the functionality of the Cyclone V GX FPGA development board. The BTS provides an easy-to-use interface to alter functional settings and observe the results. You can use the BTS to test board components, modify functional parameters, observe performance, and measure power usage. (While using the BTS, you reconfigure the FPGA several times with test designs specific to the functionality you are testing.)

The BTS is also useful as a reference for designing systems.

To install the BTS, follow the steps in “Installing the Development Kit” on page 3–1.

The Board Test System GUI communicates over the JTAG bus to a test design running in the Cyclone V GX device. Figure 6–1 shows the initial GUI for a board that is in the factory configuration.

Figure 6–1. Board Test System Graphical User Interface
Several designs are provided to test the major board features. Each design provides data for one or more tabs in the application. The Configure menu identifies the appropriate design to download to the FPGA for each tab.

After successful FPGA configuration, the appropriate tab appears and allows you to exercise the related board features. Highlights appear in the board picture around the corresponding components.

The **Power Monitor** button starts the Power Monitor application that measures and reports current power information for the board. Because the application communicates over the JTAG bus to the MAX II device, you can measure the power of any design in the FPGA, including your own designs.

The Board Test System and Power Monitor share the JTAG bus with other applications like the Nios II debugger and the SignalTap® II Embedded Logic Analyzer. Because the Quartus II programmer uses most of the bandwidth of the JTAG bus, other applications using the JTAG bus might time out. Be sure to close the other applications before attempting to reconfigure the FPGA using the Quartus II Programmer.

### Preparing the Board

With the power to the board off, follow these steps:

1. Connect the USB cable to the board.
2. Ensure that the Ethernet patch cord is plugged into the RJ45 connector.
3. Ensure that the development board switches and jumpers are set to the default positions as shown in the “Factory Default Switch Settings” section starting on page 4–2.
4. Set the DIP switch (SW3.3) to the user on (0) position.

   For more information about the board’s DIP switch and jumper settings, refer to the *Cyclone V GX FPGA Development Board Reference Manual*.

5. Turn on the power to the board. The board loads the design stored in the user hardware 1 portion of flash memory into the FPGA. If your board is still in the factory configuration, or if you have downloaded a newer version of the Board Test System to flash memory through the Board Update Portal, the design loads the GPIO, SRAM, and flash memory tests.

   To ensure operating stability, keep the USB cable connected and the board powered on when running the demonstration application. The application cannot run correctly unless the USB cable is attached and the board is on.

### Running the Board Test System

To run the application, navigate to the `<install dir>\kits\cycloneVGX_5cgxfc7df31_fpga\examples\board_test_system` directory and run the `BoardTestSystem.exe` application.
On Windows, click Start > All Programs > Altera > Cyclone V GX FPGA Development Kit <version> > Board Test System to run the application.

A GUI appears, displaying the application tab that corresponds to the design running in the FPGA. The Cyclone V GX FPGA development board’s flash memory ships preconfigured with the design that corresponds to the GPIO, Flash and SSRAM tabs.

If you power up your board with the DIP switch (SW3.3) in a position other than the user on (0) position, or if you load your own design into the FPGA with the Quartus II Programmer, you receive a message prompting you to configure your board with a valid Board Test System design.

Using the Board Test System

This section describes each control in the Board Test System application.

The System Info Tab

The System Info tab shows board’s current configuration. Figure 6–1 on page 6–1 shows the System Info tab. The tab displays the contents of the MAX V registers, the JTAG chain, the board’s MAC address, the flash memory map, and other details stored on the board.

The following sections describe the controls on the System Info tab.

Board Information

The Board information controls display static information about your board.

- **Board Name**—Indicates the official name of the board.
- **Part number**—Indicates the part number of the board.
- **Serial number**—Indicates the serial number of the board.
- **Factory test version**—Indicates the version of the Board Test System currently running on the board.
- **MAX V ver**—Indicates the version of MAX V code currently running on the board. The MAX V code resides in the <install dir>\kits\cycloneVGX_5cgxfc7df31_fpga\examples directory. Newer revisions of this code might be available on the Cyclone V GX FPGA Development Kit page of the Altera website.
- **MAC**—Indicates the MAC address of the board.
MAX V Registers

The MAX V registers control allows you to view and change the current MAX V register values as described in Table 6–1. Changes to the register values with the GUI take effect immediately. For example, writing a 0 to SRST resets the board.

Table 6–1. MAX V Registers

<table>
<thead>
<tr>
<th>Register Name</th>
<th>Read/Write Capability</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>System Reset (SRST)</td>
<td>Write only</td>
<td>Set to 0 to initiate an FPGA reconfiguration.</td>
</tr>
<tr>
<td>Page Select Register (PSR)</td>
<td>Read / Write</td>
<td>Determines which of the up to three (0-2) pages of flash memory to use for FPGA reconfiguration. The flash memory ships with pages 0 and 1 preconfigured.</td>
</tr>
<tr>
<td>Page Select Override (PSO)</td>
<td>Read / Write</td>
<td>When set to 0, the value in PSR determines the page of flash memory to use for FPGA reconfiguration. When set to 1, the value in PSS determines the page of flash memory to use for FPGA reconfiguration.</td>
</tr>
</tbody>
</table>
| Page Select Switch (PSS)       | Read only              | Holds the current value of the illuminated PGM LED (D12-D14) based on the following encoding:
  ■ 0 = PGM LED (D12) and corresponds to the flash memory page for the factory hardware design
  ■ 1 = PGM LED (D13) and corresponds to the flash memory page for the user hardware 1 design
  ■ 2 = PGM LED (D14) and corresponds to the flash memory page for the user hardware 2 design |

- PSO—Sets the MAX II PSO register. The following options are available:
  - Use PSR—Allows the PSR to determine the page of flash memory to use for FPGA reconfiguration.
  - Use PSS—Allows the PSS to determine the page of flash memory to use for FPGA reconfiguration.

- PSR—Sets the MAX V PSR register. The numerical values in the list corresponds to the page of flash memory to load during FPGA reconfiguration. Refer to Table 6–1 for more information.

- PSS—Displays the MAX V PSS register value. Refer to Table 6–1 for the list of available options.

- SRST—Resets the system and reloads the FPGA with a design from flash memory based on the other MAX V register values. Refer to Table 6–1 for more information.

Because the System Info tab requires that a specific design is running in the FPGA at a specific clock speed, writing a 0 to SRST or changing the PSO value can cause the Board Test System to stop running.

**JTAG Chain**

The JTAG chain control shows all the devices currently in the JTAG chain. The Cyclone V GX device is always the first device in the chain. The JTAG chain is normally mastered by the On-board USB-Blaster II.
If you plug in an external USB-Blaster cable to the JTAG header (J13), the On-Board USB-Blaster II is disabled.

JTAG DIP switch bank (SW5) selects which interfaces are in the chain. Refer to Table 4–3 on page 4–3 for detailed settings.

For details on the JTAG chain, refer to the Cyclone V GX FPGA Development Board Reference Manual. For USB-Blaster II configuration details, refer to the On-Board USB-Blaster II page.

Qsys Memory Map

The Qsys memory map control shows the memory map of the Qsys system on your board.

The GPIO Tab

The GPIO tab allows you to interact with all the general purpose user I/O components on your board. You can write to the character LCD, read DIP switch settings, turn LEDs on or off, run a server program on the Ethernet port, and detect push button presses. Figure 6–2 shows the GPIO tab.

Figure 6–2. The GPIO Tab
The following sections describe the controls on the GPIO tab.

**Character LCD**

The **Character LCD** controls allow you to display text strings on the character LCD on your board. Type text in the text boxes and then click **Display**.

If you exceed the 16 character display limit on either line, a warning message appears.

**User DIP Switches**

The read-only **User DIP switches** control displays the current positions of the switches in the user DIP switch bank. Change the switches on the board to see the graphical display change accordingly.

**User LEDs**

The **User LEDs** control displays the current state of the user LEDs. Click the graphical representation of the LEDs to turn the board LEDs on and off. You can click **ALL** to turn on and off all of the user LEDs at once.

**Push Button Switches**

The read-only **Push Button switches** control displays the current state of the board user push buttons. Press a push button on the board to see the graphical display change accordingly.
The Flash Tab

The **Flash** tab allows you to read and write flash memory on your board. Figure 6–3 shows the **Flash** tab.

**Figure 6–3. The Flash Tab**

The following sections describe the controls on the **Flash** tab.

**Read**

The **Read** control reads the flash memory on your board. To see the flash memory contents, type a starting address in the text box and click **Read**. Values starting at the specified address appear in the table.

If you enter an address outside of the flash memory address space, a warning message identifies the valid flash memory address range.

**Write**

The **Write** control writes the flash memory on your board. To update the flash memory contents, change values in the table and click **Write**. The application writes the new values to flash memory and then reads the values back to guarantee that the graphical display accurately reflects the memory contents.
Random Test
Starts a random data pattern test to flash memory, which is limited to a scratch page in the upper 128K block.

CFI Query
The CFI Query control updates the memory table, displaying the CFI ROM table contents from the flash device.

Increment Test
Starts an incrementing data pattern test to flash memory, which is limited to a scratch page in the upper 128K block.

Reset
The Reset control executes the flash device’s reset command and updates the memory table displayed on the Flash tab.

Erase
Erases flash memory, which is limited to a scratch page in the upper 128K block.

Data Display/Entry Boxes
There are 8 rows and 4 columns. Each column contain 8 hexadecimal numbers. After entering the numbers in each cell, press Enter on your keyboard. Then click Write and Read button.

Flash Memory Map
Displays the flash memory map for the Cyclone V GX FPGA Development Kit.
The SSRAM Tab

The SSRAM tab allows you to read and write SRAM and flash memory on your board. Figure 6–4 shows the SSRAM tab.

Figure 6–4. The SSRAM Tab

The following sections describe the controls on the SSRAM tab.

Read

The Read control reads the SRAM on your board. To see the SRAM contents, type a starting address in the text box and click Read. Values starting at the specified address appear in the table.

Write

The Write control writes the SRAM on your board. To update the SRAM contents, change values in the table and click Write. The application writes the new values to SRAM and then reads the values back to guarantee that the graphical display accurately reflects the memory contents.
**Random Test**

Starts a random data pattern test to SSRAM memory.

**Increment Test**

Starts an incrementing data pattern test to SSRAM memory.

**The Power Monitor**

The Power Monitor measures and reports current power information. To start the application, click **Power Monitor** in the Board Test System application.

You can also run the Power Monitor as a stand-alone application. **PowerMonitor.exe** resides in the `<install dir>\kits\cycloneVGX_5cgxfc7df31_fpga\examples\board_test_system` directory. On Windows, click **Start** > **All Programs** > **Altera** > **Cyclone V GX FPGA Development Kit** <version> > **Power Monitor** to start the application.

The Power Monitor communicates with the MAX V device on the board through the JTAG bus. A power monitor circuit attached to the MAX V device allows you to measure the power that the Cyclone V GX FPGA is consuming. **Figure 6–5** shows the Power Monitor.

**Figure 6–5. The Power Monitor**
The following sections describe the Power Monitor controls.

**General Information**

The General information controls display the following information about the MAX V device:

- **MAX V version**—Indicates the version of MAX V code currently running on the board. The MAX V code resides in the `<install dir>\kits\cycloneVGX_5cgxc7df31_fpga\factory_recovery` and `<install dir>\kits\cycloneVGX_5cgxc7df31_fpga\examples\max5` directories. Newer revisions of this code might be available on the Cyclone V GX FPGA Development Kit page of the Altera website.

- **Power rail**—Indicates the currently-selected power rail. After selecting the desired rail, click **Reset** to refresh the screen with new board readings.

  A table with the power rail information is available in the *Cyclone V GX FPGA Development Board Reference Manual*.

**Power Information**

The Power information control displays current, maximum, and minimum power readings for the following units:

- **mAmp**

**Power Graph**

The power graph displays the mA power consumption of your board over time. The green line indicates the current value. The red line indicates the maximum value read since the last reset. The yellow line indicates the minimum value read since the last reset.

**Graph Settings**

The following Graph settings controls allow you to define the look and feel of the power graph:

- **Scale select**—Specifies the amount to scale the power graph. Select a smaller number to zoom in to see finer detail. Select a larger number to zoom out to see the entire range of recorded values.

- **Update speed**—Specifies how often to refresh the graph.

**Reset**

This Reset control clears the graph, resets the minimum and maximum values, and restarts the Power Monitor.
The Clock Control

The Clock Control application sets the Si571 programmable oscillator to any frequency between 10 MHz and 810 MHz with eight digits of precision to the right of the decimal point.

The Si5338 device has four independently programmable outputs. All four outputs are programmable between 16 KHz and 350 MHz. All four outputs can support the higher frequencies, but they cannot be programmed for multiple frequencies above 350 MHz. If you want multiple outputs above 350 MHz, all outputs above 350 MHz must be the same frequency, and must be frequencies from 367 MHz to 473.33 MHz or from 550 MHz to 710 MHz. Channel 0 of Si5338 drives a 2-to-4 buffer that drives a copy of the clock to all four edges of the FPGA.

The Clock Control application runs as a stand-alone application. ClockControl.exe resides in the <install dir>/kits/cycloneVGX_5cgxfc7df31_fpga/examples/board_test_system directory. On Windows, click Start > All Programs > Altera > Cyclone V GX FPGA Development Kit <version> > Clock Control to start the application.

For more information about the Si571/Si5388 and the Cyclone V GX FPGA development board’s clocking circuitry and clock input pins, refer to the Cyclone V GX FPGA Development Board Reference Manual.

The Clock Control communicates with the MAX V device on the board through the JTAG bus. The Si571 programmable oscillator is connected to the MAX V device through a 2-wire serial bus. Figure 6–6 shows the Clock Control U25 tab.

Figure 6–6. The Clock Control - U25 Tab
Figure 6–7 shows the Clock Control U25 tab.

**Figure 6–7. The Clock Control - X2 Tab**

The following sections describe the Clock Control controls.

**Serial Port Registers**

The Serial port registers control (X2 tab) shows the current values from the Si570 registers.

For more information about the Si570 registers, refer to the Si570/Si571 data sheet available on the Silicon Labs website (www.silabs.com).

**fXTAL**

The fXTAL control shows the calculated internal fixed-frequency crystal, based on the serial port register values.

For more information about the fXTAL value and how it is calculated, refer to the Si570/Si571 data sheet available on the Silicon Labs website (www.silabs.com).

**Target Frequency**

The Target frequency control allows you to specify the frequency of the clock. Legal values are between 10 and 810 MHz with eight digits of precision to the right of the decimal point. For example, 421.31259873 is possible within 100 parts per million (ppm). The Target frequency control works in conjunction with the Set New Frequency control.
Read
This control reads the current frequency setting for the oscillator associated with the active tab.

Clear
This control sets the frequency for the oscillator associated with the active tab back to its default value. This can also be accomplished by power cycling the board.

Set New Frequency
The Set New Frequency control sets the programmable oscillator frequency for the selected clock to the value in the Target frequency control for the Si571 and the Frequency controls for the Si5338 (U25). Frequency changes might take several milliseconds to take effect. You might see glitches on the clock during this time. Altera recommends resetting the FPGA logic after changing frequencies.

Configuring the FPGA Using the Quartus II Programmer
You can use the Quartus II Programmer to configure the FPGA with a specific .sof. Before configuring the FPGA, ensure that the Quartus II Programmer and the USB-Blaster II driver are installed on the host computer, the USB cable is connected to the FPGA development board, power to the board is on, and no other applications that use the JTAG chain are running.

To configure the Cyclone V GX FPGA, perform these steps:
1. Start the Quartus II Programmer.
2. Click Auto Detect to display the devices in the JTAG chain.
3. Click Add File and select the path to the desired .sof.
4. Turn on the Program/Configure option for the added file.
5. Click Start to download the selected file to the FPGA. Configuration is complete when the progress bar reaches 100%.

Using the Quartus II programmer to configure a device on the board causes other JTAG-based applications such as the Board Test System and the Power Monitor to lose their connection to the board. Restart those applications after configuration is complete.

If the Quartus II programming window is already open, and then you power cycle the board, you may be required to click Hardware Setup in the Quartus II Programmer window and reselect USB-Blaster II in order to properly detect the JTAG chain.
As you develop your own project using the Altera tools, you can program the flash memory device so that your own design loads from flash memory into the FPGA on power up. This appendix describes the preprogrammed contents of the common flash interface (CFI) flash memory device on the Cyclone V GX FPGA development board and the Nios II EDS tools involved with reprogramming the user portions of the flash memory device.

The Cyclone V GX FPGA development board ships with the CFI flash device preprogrammed with a default factory FPGA configuration for running the Board Update Portal design example and a default user configuration for running the Board Test System demonstration. There are several other factory software files written to the CFI flash device to support the Board Update Portal. These software files were created using the Nios II EDS, just as the hardware design was created using the Quartus II software.

For more information about Altera development tools, refer to the Design Software page of the Altera website.

**CFI Flash Memory Map**

Table A–1 shows the default memory contents of the 512-Mb CFI flash device. For the Board Update Portal to run correctly and update designs in the user memory, this memory map must not be altered.

<table>
<thead>
<tr>
<th>Block Description</th>
<th>KB Size</th>
<th>Address Range</th>
</tr>
</thead>
<tbody>
<tr>
<td>Unused</td>
<td>128</td>
<td>0x03FE.0000 - 03FF.FFFF</td>
</tr>
<tr>
<td>User software</td>
<td>28,800</td>
<td>0x023C.0000 - 03FD.FFFF</td>
</tr>
<tr>
<td>Factory software</td>
<td>8192</td>
<td>0x01BC.0000 - 023B.FFFF</td>
</tr>
<tr>
<td>zipfs (html, web content)</td>
<td>4096</td>
<td>0x017C.0000 - 01BB.FFFF</td>
</tr>
<tr>
<td>User hardware 2</td>
<td>8064</td>
<td>0x00FE.0000 - 017B.FFFF</td>
</tr>
<tr>
<td>User hardware 1</td>
<td>8064</td>
<td>0x0080.0000 - 00FD.FFFF</td>
</tr>
<tr>
<td>Factory hardware</td>
<td>8064</td>
<td>0x0002.0000 - 007F.FFFF</td>
</tr>
<tr>
<td>PFL option bits</td>
<td>32</td>
<td>0x0001.8000 - 0001.FFFF</td>
</tr>
<tr>
<td>Board information</td>
<td>32</td>
<td>0x0001.0000 - 0001.7FFF</td>
</tr>
<tr>
<td>Ethernet option bits</td>
<td>32</td>
<td>0x0000.8000 - 000.FFFF</td>
</tr>
<tr>
<td>User design reset vector</td>
<td>32</td>
<td>0x0000.0000 - 000.7FFF</td>
</tr>
</tbody>
</table>

Altera recommends that you do not overwrite the factory hardware and factory software images unless you are an expert with the Altera tools. If you unintentionally overwrite the factory hardware or factory software image, refer to “Restoring the Flash Device to the Factory Settings” on page A–4.
Preparing Design Files for Flash Programming

You can obtain designs containing prepared .flash files from the Cyclone V GX FPGA Development Kit page of the Altera website or create .flash files from your own custom design.

The Nios II EDS sof2flash command line utility converts your Quartus II-compiled .sof into the .flash format necessary for the flash device. Similarly, the Nios II EDS elf2flash command line utility converts your compiled and linked Executable and Linking Format File (.elf) software design to .flash. After your design files are in the .flash format, use the Board Update Portal or the Nios II EDS nios2-flash-programmer utility to write the .flash files to the user hardware 1 and user software locations of the flash memory.

For more information about Nios II EDS software tools and practices, refer to the Embedded Software Development page of the Altera website.

Creating Flash Files Using the Nios II EDS

If you have an FPGA design developed using the Quartus II software, and software developed using the Nios II EDS, follow these instructions:

1. On the Windows Start menu, click All Programs > Altera > Nios II EDS > Nios II Command Shell.
2. In the Nios II command shell, navigate to the directory where your design files reside and type the following Nios II EDS commands:

   - For Quartus II .sof files:
     ```
     sof2flash --input=<yourfile>_hw.sof --output=<yourfile>_hw.flash --offset=0x800000 --pfl --optionbit=0x00018000 --programmingmode=FPP
     ```

   - For Nios II .elf files:
     ```
     elf2flash --base=0x00000000 --end=0x03FFFFFF --reset=0x23C0000 --input=<yourfile>_sw.elf --output=<yourfile>_sw.flash --boot=\$SOPC_KIT_NIOS2/components/altera_nios2/boot_loader_sources/boot_loader_cfi.sre
     ```

The resulting .flash files are ready for flash device programming. If your design uses additional files such as image data or files used by the runtime program, you must first convert the files to .flash format and concatenate them into one .flash file before using the Board Update Portal to upload them.

The Board Update Portal standard .flash format conventionally uses either <filename>_hw.flash for hardware design files or <filename>_sw.flash for software design files.

Programming Flash Memory Using the Board Update Portal

Once you have the necessary .flash files, you can use the Board Update Portal to reprogram the flash memory. Refer to “Using the Board Update Portal to Update User Designs” on page 5–2 for more information.
If you have generated a .sof that operates without a software design file, you can still use the Board Update Portal to upload your design. In this case, leave the Software File Name field blank.

**Programming Flash Memory Using the Nios II EDS**

The Nios II EDS offers a **nios2-flash-programmer** utility to program the flash memory directly. To program the .flash files or any compatible S-Record File (.srec) to the board using **nios2-flash-programmer**, perform these steps:

1. Set the DIP switch (SW3.3) to the factory off (1) to load the Board Update Portal design from flash memory on power up.
2. Attach the USB-Blaster cable and power up the board.
3. If the board has powered up and the LCD displays either Connecting... or a valid IP address (such as 152.198.231.75), proceed to step 8. If no output appears on the LCD or if the Config Done LED (D15) does not illuminate, continue to step 4 to load the FPGA with a flash-writing design.
4. Launch the Quartus II Programmer to configure the FPGA with a .sof capable of flash programming. Refer to “Configuring the FPGA Using the Quartus II Programmer” on page 6–14 for more information.
5. Click Add File and select `<install dir>\kits\cycloneVGX_5cgxfc7df31_fpga\factory_recovery\c5gxfc7_fpga_bup.sof`. 
6. Turn on the Program/Configure option for the added file.
7. Click Start to download the selected configuration file to the FPGA. Configuration is complete when the progress bar reaches 100%. The Config Done LED (D15) and the 4 User LEDs (D4-D7) illuminate indicating that the flash device is ready for programming.
8. On the Windows Start menu, click All Programs > Altera > Nios II EDS > Nios II Command Shell.
9. In the Nios II command shell, navigate to the `<install dir>\kits\cycloneVGX_5cgxfc7df31_fpga\factory_recovery` directory (or to the directory of the .flash files you created in “Creating Flash Files Using the Nios II EDS” on page A–2) and type the following Nios II EDS command:
   
   nios2-flash-programmer --base=0x00000000 <yourfile>_hw.flash

10. After programming completes, if you have a software file to program, type the following Nios II EDS command:
   
   nios2-flash-programmer --base=0x00000000 <yourfile>_sw.flash

11. Set the DIP switch (SW3.3) to the user on (0) position and power cycle the board. Programming the board is now complete.

For more information about the **nios2-flash-programmer** utility, refer to the **Nios II Flash Programmer User Guide**.
Restoring the Flash Device to the Factory Settings

This section describes how to restore the original factory contents to the flash memory device on the FPGA development board. Make sure you have the Nios II EDS installed, and perform these steps:

1. Set the board switches to the factory default settings described in “Factory Default Switch Settings” on page 4–2.
2. Launch the Quartus II Programmer to configure the FPGA with a .sof capable of flash programming. Refer to “Configuring the FPGA Using the Quartus II Programmer” on page 6–14 for more information.
3. Click Add File and select `<install dir>\kits\cycloneVGX_5cgc7df31_fpga\factory_recovery\c5gc7_fpga_bup.sof`.
4. Turn on the Program/Configure option for the added file.
5. Click Start to download the selected configuration file to the FPGA. Configuration is complete when the progress bar reaches 100%. The Config Done LED (D15) and the 4 User LEDs (D4-D7) illuminate indicating that the flash device is ready for programming. The flash device is ready for programming.
6. On the Windows Start menu, click All Programs > Altera > Nios II EDS > Nios II Command Shell.
7. In the Nios II command shell, navigate to the `<install dir>\kits\cycloneVGX_5cgc7df31_fpga\factory_recovery` directory and type the following command to run the restore script:
   ```bash
   ./restore.sh
   ```
   Restoring the flash memory might take several minutes. Follow any instructions that appear in the Nios II command shell.
8. After all flash programming completes, if powered by the laptop power adapter, cycle the POWER switch (SW1) off then on. If the FPGA development board is powered by PCIe host, cycle the host power.
9. Using the Quartus II Programmer, click Add File and select `<install dir>\kits\cycloneVGX_5cgc7df31_fpga\factory_recovery\c5gc7_fpga_bup.sof`.
10. Turn on the Program/Configure option for the added file.
11. Click Start to download the selected configuration file to the FPGA. Configuration is complete when the progress bar reaches 100%. The Config Done LED (D15) and the 4 User LEDs (D4-D7) illuminate indicating the flash memory device is now restored with the factory contents. The flash device is ready for programming.
12. After all flash programming completes, if powered by the laptop power adapter, cycle the POWER switch (SW1) off then on. If the FPGA development board is powered by PCIe host, cycle the host power.
13. The restore script cannot restore the board’s MAC address automatically. In the Nios II command shell, type the following Nios II EDS command:
nios2-terminal
and follow the instructions in the terminal window to generate a unique MAC address.

To ensure that you have the most up-to-date factory restore files and information about this product, refer to the Cyclone V GX FPGA Development Kit page of the Altera website.

**Restoring the MAX V CPLD to the Factory Settings**

This section describes how to restore the original factory contents to the MAX V CPLD on the FPGA development board. Make sure you have the Nios II EDS installed, and perform these steps:

1. Set the board switches to the factory default settings described in “Factory Default Switch Settings” on page 4–2.

   DIP switch SW5.1 includes the MAX V device in the JTAG chain.

2. Launch the Quartus II Programmer.

3. Click **Auto Detect**.

4. Click **Add File** and select `<install dir>\kits\cycloneVGX_5cgxfc7df31_fpga\factory_recovery\max5.pof`.

5. Turn on the **Program/Configure** option for the added file.

6. Click **Start** to download the selected configuration file to the MAX V CPLD. Configuration is complete when the progress bar reaches 100%.

   To ensure that you have the most up-to-date factory restore files and information about this product, refer to the Cyclone V GX FPGA Development Kit page of the Altera website.
This chapter provides additional information about the document and Altera.

Document Revision History

The following table shows the revision history for this document.

<table>
<thead>
<tr>
<th>Date</th>
<th>Version</th>
<th>Changes</th>
</tr>
</thead>
<tbody>
<tr>
<td>October 2012</td>
<td>1.1</td>
<td>Maintenance release.</td>
</tr>
<tr>
<td>October 2012</td>
<td>1.0</td>
<td>Initial release.</td>
</tr>
</tbody>
</table>

How to Contact Altera

To locate the most up-to-date information about Altera products, refer to the following table.

<table>
<thead>
<tr>
<th>Contact (1)</th>
<th>Contact Method</th>
<th>Address</th>
</tr>
</thead>
<tbody>
<tr>
<td>Technical support</td>
<td>Website</td>
<td><a href="http://www.altera.com/support">www.altera.com/support</a></td>
</tr>
<tr>
<td>Technical training</td>
<td>Website</td>
<td><a href="http://www.altera.com/training">www.altera.com/training</a></td>
</tr>
<tr>
<td></td>
<td>Email</td>
<td><a href="mailto:custrain@altera.com">custrain@altera.com</a></td>
</tr>
<tr>
<td>Product literature</td>
<td>Website</td>
<td><a href="http://www.altera.com/literature">www.altera.com/literature</a></td>
</tr>
<tr>
<td>Nontechnical support (general)</td>
<td>Email</td>
<td><a href="mailto:nacomp@altera.com">nacomp@altera.com</a></td>
</tr>
<tr>
<td>(software licensing)</td>
<td>Email</td>
<td><a href="mailto:authorization@altera.com">authorization@altera.com</a></td>
</tr>
</tbody>
</table>

Note to Table:
(1) You can also contact your local Altera sales office or sales representative.

Typographic Conventions

The following table shows the typographic conventions this document uses.

<table>
<thead>
<tr>
<th>Visual Cue</th>
<th>Meaning</th>
</tr>
</thead>
<tbody>
<tr>
<td><strong>Bold Type with Initial Capital Letters</strong></td>
<td>Indicate command names, dialog box titles, dialog box options, and other GUI labels. For example, <strong>Save As</strong> dialog box. For GUI elements, capitalization matches the GUI.</td>
</tr>
<tr>
<td><strong>bold type</strong></td>
<td>Indicates directory names, project names, disk drive names, file names, file name extensions, software utility names, and GUI labels. For example, \qdesigns directory, D: drive, and chiptrip.gdf file.</td>
</tr>
<tr>
<td><em>Italic Type with Initial Capital Letters</em></td>
<td>Indicate document titles. For example, <em>Stratix IV Design Guidelines</em>.</td>
</tr>
<tr>
<td><em>italic type</em></td>
<td>Indicates variables. For example, <em>n + 1</em>. Variable names are enclosed in angle brackets (&lt;&gt;). For example, <code>&lt;file name&gt;</code> and <code>&lt;project name&gt;.pot</code> file.</td>
</tr>
</tbody>
</table>
## Typographic Conventions

<table>
<thead>
<tr>
<th>Visual Cue</th>
<th>Meaning</th>
</tr>
</thead>
<tbody>
<tr>
<td>Initial Capital Letters</td>
<td>Indicate keyboard keys and menu names. For example, the Delete key and the Options menu.</td>
</tr>
<tr>
<td>“Subheading Title”</td>
<td>Quotation marks indicate references to sections in a document and titles of Quartus II Help topics. For example, “Typographic Conventions.”</td>
</tr>
<tr>
<td>Courier type</td>
<td>Indicates signal, port, register, bit, block, and primitive names. For example, data1, tdi, and input. The suffix n denotes an active-low signal. For example, resetn. Indicates command line commands and anything that must be typed exactly as it appears. For example, c:\qdesigns\tutorial\chiptrip.gdf. Also indicates sections of an actual file, such as a Report File, references to parts of files (for example, the AHDL keyword SUBDESIGN), and logic function names (for example, TRI).</td>
</tr>
<tr>
<td>↘️</td>
<td>An angled arrow instructs you to press the Enter key.</td>
</tr>
<tr>
<td>1., 2., 3., and a., b., c., and so on</td>
<td>Numbered steps indicate a list of items when the sequence of the items is important, such as the steps listed in a procedure.</td>
</tr>
<tr>
<td>■ ■ ■</td>
<td>Bullets indicate a list of items when the sequence of the items is not important.</td>
</tr>
<tr>
<td>⚠️</td>
<td>The hand points to information that requires special attention.</td>
</tr>
<tr>
<td>🔎</td>
<td>The question mark directs you to a software help system with related information.</td>
</tr>
<tr>
<td>🔗</td>
<td>The feet direct you to another document or website with related information.</td>
</tr>
<tr>
<td>🎥</td>
<td>The multimedia icon directs you to a related multimedia presentation.</td>
</tr>
<tr>
<td>🔴</td>
<td>A caution calls attention to a condition or possible situation that can damage or destroy the product or your work.</td>
</tr>
<tr>
<td>⚠️</td>
<td>A warning calls attention to a condition or possible situation that can cause you injury.</td>
</tr>
<tr>
<td>💌</td>
<td>The envelope links to the Email Subscription Management Center page of the Altera website, where you can sign up to receive update notifications for Altera documents.</td>
</tr>
<tr>
<td>📩</td>
<td>The feedback icon allows you to submit feedback to Altera about the document. Methods for collecting feedback vary as appropriate for each document.</td>
</tr>
</tbody>
</table>