



# F-Tile CPRI PHY Intel® FPGA IP User Guide

Updated for Intel® Quartus® Prime Design Suite: **21.3**

IP Version: **3.0.0**



[Subscribe](#)

[Send Feedback](#)

**UG-20327 | 2021.10.04**

Latest document on the web: [PDF](#) | [HTML](#)

## Contents

---

<b>1. About the F-Tile CPRI PHY Intel® FPGA IP Core.....</b>	<b>3</b>
1.1. Supported Features.....	3
1.2. Overview.....	4
1.3. Device Family Support.....	5
1.4. Device Speed Grade Support.....	5
1.5. Resource Utilization.....	5
1.6. Release Information.....	6
<b>2. Getting Started.....</b>	<b>7</b>
2.1. Installing and Licensing Intel FPGA IP Cores.....	7
2.1.1. Intel FPGA IP Evaluation Mode.....	7
2.2. Specifying the IP Core Parameters and Options.....	10
2.2.1. Reference and System PLL Clock for your IP Design.....	10
2.3. Generated File Structure.....	12
2.4. IP Core Testbenches.....	13
<b>3. IP Parameter Settings.....</b>	<b>15</b>
<b>4. Functional Description.....</b>	<b>17</b>
4.1. Reset Logic.....	17
4.2. Latency Measurement.....	18
4.2.1. Deterministic Latency.....	19
4.2.2. Calculation for 64b/66b Datapath.....	20
<b>5. Interface Signals.....</b>	<b>22</b>
5.1. Clock Signals.....	22
5.1.1. Required Clock Frequencies.....	23
5.2. Reset Signals.....	23
5.3. TX MII Interface (64b/66b).....	24
5.4. RX MII Interface (64b/66b).....	25
5.5. Status Interface for 64b/66b Line Rate.....	25
5.6. TX Interface (8b/10b).....	26
5.7. RX Interface (8b/10b).....	26
5.8. Status Interface for 8b/10b Line Rate.....	27
5.9. Serial Interface.....	27
5.10. Reconfiguration Interfaces.....	28
5.10.1. CPRI PHY Reconfiguration Interface.....	28
5.10.2. Ethernet Reconfiguration Interface.....	29
5.10.3. Transceiver Reconfiguration Interface.....	29
<b>6. IP Registers.....</b>	<b>31</b>
<b>7. F-Tile CPRI PHY Intel FPGA IP User Guide Archives.....</b>	<b>34</b>
<b>8. Document Revision History for the F-Tile CPRI PHY Intel FPGA IP User Guide.....</b>	<b>35</b>

## 1. About the F-Tile CPRI PHY Intel® FPGA IP Core

The F-Tile CPRI PHY Intel® FPGA IP core implements the physical layer (layer 1) specification based on the *Common Public Radio Interface (CPRI) v7.0 Specification (2015-10-09)* in Intel Agilex™ F-tile FPGA devices.

### Related Information

- [F-Tile CPRI PHY Intel FPGA IP Design Example User Guide](#)
- [F-Tile CPRI PHY Intel FPGA IP Release Notes](#)

### 1.1. Supported Features

The F-Tile CPRI PHY Intel FPGA IP core supports the following features:

- Compliant with the *CPRI Specification V7.0 (2015-10-09)*.
- Supports line bit rates of;
  - 1.228 Gbps
  - 2.4576 Gbps
  - 3.072 Gbps
  - 4.9152 Gbps
  - 6.144 Gbps
  - 9.8304 Gbps
  - 10.1376 Gbps with and without RS-FEC
  - 12.1651 Gbps with and without RS-FEC
  - 24.33024 Gbps with and without RS-FEC
- Supports deterministic latency measurement.
- Provides register access interface to external or on-chip processor, using the Intel Avalon® Memory-Mapped (Avalon-MM) interconnect specification.
- Supports Physical Medium Attachment (PMA) adaptation.

**Table 1. F-Tile CPRI PHY Intel FPGA IP Core Feature Matrix**

CPRI Line Bit Rate (Gbps)	RS-FEC Support	Reference Clock (MHz)	Deterministic Latency Support
1.2288	No	153.6	Yes
2.4576	No	153.6	Yes
3.072	No	153.6	Yes
4.9152	No	153.6	Yes
<i>continued...</i>			

Intel Corporation. All rights reserved. Intel, the Intel logo, and other Intel marks are trademarks of Intel Corporation or its subsidiaries. Intel warrants performance of its FPGA and semiconductor products to current specifications in accordance with Intel's standard warranty, but reserves the right to make changes to any products and services at any time without notice. Intel assumes no responsibility or liability arising out of the application or use of any information, product, or service described herein except as expressly agreed to in writing by Intel. Intel customers are advised to obtain the latest version of device specifications before relying on any published information and before placing orders for products or services.


\*Other names and brands may be claimed as the property of others.

CPRI Line Bit Rate (Gbps)	RS-FEC Support	Reference Clock (MHz)	Deterministic Latency Support
6.144	No	153.6	Yes
9.8304	No	153.6	Yes
10.1376	With and Without	184.32	Yes
12.1651	With and Without	184.32	Yes
24.33024	With and Without	184.32	Yes

## 1.2. Overview

The F-Tile CPRI PHY Intel FPGA IP block diagram shows the main blocks, and internal and external connections for each variant.

Figure 1. IP Block Diagram



- The RS-FEC block is optional for the IP core variations that target 10.1376, 12.1651, and 24.33024 Gbps CPRI line rate.
- The soft reset controller implements the reset sequence of the IP core.
- The IP variation with 1.2288, 2.4576, 3.072, 4.9152, 6.144, and 9.8304 Gbps CPRI line rate include 8b/10b soft PCS.
- The IP variations that target CPRI line rates of 10.1376, 12.1651, and 24.33024 Gbps use 64b/66b hard PCS within the F-tile.
- It supports latency measurement for delay calculation between the FPGA pins to the core.

## 1.3. Device Family Support

**Table 2. Intel FPGA IP Core Device Support Levels**

Device Support Level	Definition
<b>Advance</b>	The IP core is available for simulation and compilation for this device family. Timing models include initial engineering estimates of delays based on early post-layout information. The timing models are subject to change as silicon testing improves the correlation between the actual silicon and the timing models. You can use this IP core for system architecture and resource utilization studies, simulation, pinout, system latency assessments, basic timing assessments (pipeline budgeting), and I/O transfer strategy (datapath width, burst depth, I/O standards tradeoffs).
<b>Preliminary</b>	The IP core is verified with preliminary timing models for this device family. The IP core meets all functional requirements, but might still be undergoing timing analysis for the device family. It can be used in production designs with caution.
<b>Final</b>	The IP core is verified with final timing models for this device family. The IP core meets all functional and timing requirements for the device family and can be used in production designs.

**Table 3. F-Tile CPRI PHY Intel FPGA IP Core Device Family Support**

This table shows the level of support offered by the F-Tile CPRI PHY Intel FPGA IP core for each Intel FPGA device family.

Device Family	Support
Intel Agilex (F-tile devices only)	Advance
Other device families	No support

## 1.4. Device Speed Grade Support

The F-Tile CPRI PHY Intel FPGA IP core supports Intel Agilex devices with these speed grade properties:

- Transceiver speed grade: -1 or -2
- Core speed grade: -1 or -2 or -3

## 1.5. Resource Utilization

The resources for the F-Tile CPRI PHY Intel FPGA IP core are obtained from the Intel Quartus® Prime Pro Edition software version 21.3.

**Table 4. Resource Utilization for Intel Agilex Devices**

CPRI Line Bit Rate (With number of channel1)	ALMs	ALUTs	Dedicated Logic Registers	Memory 20K
24.33024 Gbps with RS-FEC	4786	6071	7724	13
24 Gbps without RS-FEC	4760	6069	7739	13
12.1651 Gbps with RS-FEC	4775	6069	7733	13
12.1651 Gbps without RS-FEC	4776	6069	7739	13
10.1376 Gbps with RS-FEC	4771	6069	7738	13
10.1376 Gbps without RS-FEC	4771	6069	7738	13
9.8304 Gbps	5179	6689	8911	13
<i>continued...</i>				

CPRI Line Bit Rate (With number of channel1)	ALMs	ALUTs	Dedicated Logic Registers	Memory 20K
6.144 Gbps	5179	6691	8885	13
4.9152 Gbps	5181	6694	8871	13
3.072 Gbps	5179	6691	8897	13
2.4576 Gbps	5188	6694	8892	13
1.2288 Gbps	5192	6694	8890	13

## 1.6. Release Information

The Intel FPGA IP version (X.Y.Z) number can change with each Intel Quartus Prime software version. A change in:

- X indicates a major revision of the IP. If you update the Intel Quartus Prime software, you must regenerate the IP.
- Y indicates the IP includes new features. Regenerate your IP to include these new features.
- Z indicates the IP includes minor changes. Regenerate your IP to include these changes.

**Table 5. F-Tile CPRI PHY Intel FPGA IP Core Release Information**

Item	Description
IP Version	3.0.0
Intel Quartus Prime Version	21.3
Release Date	2021.10.04
Ordering Code	IP-CPRI-v7-E-PHY

## 2. Getting Started


The following sections explain how to install, parameterize, simulate, and initialize the F-Tile CPRI PHY Intel FPGA IP core.

### 2.1. Installing and Licensing Intel FPGA IP Cores

The Intel Quartus Prime Pro Edition software installation includes the Intel FPGA IP library. This library provides many useful IP cores for your production use without the need for an additional license. Some Intel FPGA IP cores require purchase of a separate license for production use. The Intel FPGA IP Evaluation Mode allows you to evaluate these licensed Intel FPGA IP cores in simulation and hardware, before deciding to purchase a full production IP core license. You only need to purchase a full production license for licensed Intel IP cores after you complete hardware testing and are ready to use the IP in production.

The Intel Quartus Prime software installs IP cores in the following locations by default:

**Figure 2. IP Core Installation Path**



**Table 6. IP Core Installation Locations**

Location	Software	Platform
<drive>:\intelFPGA_pro\quartus\ip\altera	Intel Quartus Prime Pro Edition	Windows*
<home directory>:/intelFPGA_pro/quartus/ip/altera	Intel Quartus Prime Pro Edition	Linux*

#### 2.1.1. Intel FPGA IP Evaluation Mode

The free Intel FPGA IP Evaluation Mode allows you to evaluate licensed Intel FPGA IP cores in simulation and hardware before purchase. Intel FPGA IP Evaluation Mode supports the following evaluations without additional license:

- Simulate the behavior of a licensed Intel FPGA IP core in your system.
- Verify the functionality, size, and speed of the IP core quickly and easily.
- Generate time-limited device programming files for designs that include IP cores.
- Program a device with your IP core and verify your design in hardware.

Intel FPGA IP Evaluation Mode supports the following operation modes:


- **Tethered**—Allows running the design containing the licensed Intel FPGA IP indefinitely with a connection between your board and the host computer. Tethered mode requires a serial joint test action group (JTAG) cable connected between the JTAG port on your board and the host computer, which is running the Intel Quartus Prime Programmer for the duration of the hardware evaluation period. The Programmer only requires a minimum installation of the Intel Quartus Prime software, and requires no Intel Quartus Prime license. The host computer controls the evaluation time by sending a periodic signal to the device via the JTAG port. If all licensed IP cores in the design support tethered mode, the evaluation time runs until any IP core evaluation expires. If all of the IP cores support unlimited evaluation time, the device does not time-out.
- **Untethered**—Allows running the design containing the licensed IP for a limited time. The IP core reverts to untethered mode if the device disconnects from the host computer running the Intel Quartus Prime software. The IP core also reverts to untethered mode if any other licensed IP core in the design does not support tethered mode.

When the evaluation time expires for any licensed Intel FPGA IP in the design, the design stops functioning. All IP cores that use the Intel FPGA IP Evaluation Mode time out simultaneously when any IP core in the design times out. When the evaluation time expires, you must reprogram the FPGA device before continuing hardware verification. To extend use of the IP core for production, purchase a full production license for the IP core.

You must purchase the license and generate a full production license key before you can generate an unrestricted device programming file. During Intel FPGA IP Evaluation Mode, the Compiler only generates a time-limited device programming file (`<project name>_time_limited.sof`) that expires at the time limit.



Figure 3. Intel FPGA IP Evaluation Mode Flow



**Note:** Refer to each IP core's user guide for parameterization steps and implementation details.

Intel licenses IP cores on a per-seat, perpetual basis. The license fee includes first-year maintenance and support. You must renew the maintenance contract to receive updates, bug fixes, and technical support beyond the first year. You must purchase a full production license for Intel FPGA IP cores that require a production license, before generating programming files that you may use for an unlimited time. During Intel FPGA IP Evaluation Mode, the Compiler only generates a time-limited device programming file (*<project name>\_time\_limited.sof*) that expires at the time limit. To obtain your production license keys, visit the [Self-Service Licensing Center](#).

The [Intel FPGA Software License Agreements](#) govern the installation and use of licensed IP cores, the Intel Quartus Prime design software, and all unlicensed IP cores.

### Related Information

- [Intel FPGA Licensing Support Center](#)
- [Introduction to Intel FPGA Software Installation and Licensing](#)

## 2.2. Specifying the IP Core Parameters and Options

The IP parameter editor allows you to quickly configure your custom IP variation. Use the following steps to specify IP core options and parameters in the Intel Quartus Prime Pro Edition software.

1. If you do not already have an Intel Quartus Prime Pro Edition project in which to integrate your F-Tile CPRI PHY Intel FPGA IP core, you must create one.
  - a. In the Intel Quartus Prime Pro Edition, click **File > New Project Wizard** to create a new Quartus Prime project, or **File > Open Project** to open an existing Quartus Prime project. The wizard prompts you to specify a device.
  - b. Specify the device family Intel Agilex and select a F-tile device that meets the speed grade requirements for the IP core.
  - c. Click **Finish**.
2. In the IP Catalog, locate and select **F-Tile CPRI PHY Intel FPGA IP**. The **New IP Variation** window appears.
3. Specify a top-level name for your new custom IP variation. The parameter editor saves the IP variation settings in a file named `<your_ip>.ip`.
4. Click **OK**. The parameter editor appears.
5. Specify the parameters for your IP core variation. Refer to [IP Parameter Settings](#) on page 15 for information about specific IP core parameters.
6. Optionally, to generate a simulation testbench or compilation and hardware design example, follow the instructions in the *F-Tile CPRI PHY Intel FPGA IP Design Example User Guide*.
7. Click **Generate HDL**. The **Generation** dialog box appears.
8. Specify output file generation options, and then click **Generate**. The IP variation files generate according to your specifications.
9. Click **Finish**. The parameter editor adds the top-level `.ip` file to the current project automatically. If you are prompted to manually add the `.ip` file to the project, click **Project > Add/Remove Files in Project** to add the file.
10. After generating and instantiating your IP variation, make appropriate pin assignments to connect ports and set any appropriate per-instance RTL parameters.

### 2.2.1. Reference and System PLL Clock for your IP Design

Each F-tile system must instantiate one F-Tile Reference and System PLL Clocks Intel FPGA IP. The F-Tile Reference and System PLL Clocks Intel FPGA IP performs three main functions:

1. Configure reference clock for FHT PMA:

- Enable the FHT common PLLs and select the reference clock source for FHT common PLL
- Specify the FHT reference clock source frequency

*Note:* The F-Tile CPRI PHY Intel FPGA IP core does not support FHT PMA. The IP core implementation uses FGT PMA.

2. Configure reference clock for FGT PMA:
  - Enable FGT reference clocks and specify the reference clock frequency
  - Specify FGT CDR output
3. Configure system PLL:
  - Enable system PLL and specify its mode
  - Specify the reference clock source and frequency for system PLL

*Note:* In your IP design, you must include an F-Tile Reference and System PLL Clocks Intel FPGA IP core to pass logic generation flow.

The F-Tile Reference and System PLL Clocks Intel FPGA IP must always connect to a protocol based Intel FPGA IP. The F-Tile Reference and System PLL Clocks Intel FPGA IP cannot be compiled or simulated as a standalone IP. For more information on parameters and port list for F-Tile Reference and System PLL Clocks Intel FPGA IP core, refer to the *F-tile Architecture and PMA/FEC Direct PHY IP User Guide*.

When you design multiple interfaces or protocol-based IP cores within a single F-tile, you must use only one instance of the F-Tile Reference and System PLL Clocks Intel FPGA IP core to configure:

- All required reference clocks for FGT PMA (up to 10) and FHT PMA (up to 2) to implement multiple interfaces within a single F-tile.
- All required FHT common PLLs (up to 2) to implement multiple interfaces within a single F-tile.
- All required System PLLs (up to 3) to implement multiple interfaces within a single F-tile.
- All required reference clocks for system PLLs (up to 8 – shared with FGT PMA) to implement multiple interfaces within a single F-tile.

When you design multiple interfaces or protocol-based IP cores within a single F-tile, you can only use three System PLLs. For example, you can use one System PLL for PCIe and two for Ethernet and other protocols. However, there are other use cases where you can use all three for various interfaces within the Ethernet and PMA-Direct digital blocks. As there are only three System PLLs, multiple interfaces or protocol-based IP cores with different line rates may have to share a System PLL. While sharing a System PLL, the interface with the highest line rate determines the system PLL frequency, and the interfaces with the lower line rates must be overclocked. For more information, refer to the *F-tile Architecture and PMA/FEC Direct PHY IP User Guide*.

### Related Information

[F-tile Architecture and PMA/FEC Direct PHY IP User Guide](#)

### 2.3. Generated File Structure

The Intel Quartus Prime Pro Edition software generates the following IP core output file structure.

For information about the file structure of the design example, refer to the device specific *F-Tile CPRI PHY Intel FPGA IP Design Example User Guide*.

Figure 4. File Structure




Table 7. Generated Files

File Name	Description
<your_ip>.ip	The Platform Designer system or top-level IP variation file. <your_ip> is the name that you give your IP variation.
<your_ip>.cmp	The VHDL Component Declaration (.cmp) file is a text file that contains local generic and port definitions that you can use in VHDL design files.
<your_ip>.html	A report that contains connection information, a memory map showing the address of each slave with respect to each master to which it is connected, and parameter assignments.
<b>continued...</b>	

File Name	Description
<code>&lt;your_ip&gt;.generation.rpt</code>	IP or Platform Designer generation log file. A summary of the messages during IP generation.
<code>&lt;your_ip&gt;.qggsimc</code>	Lists simulation parameters to support incremental regeneration.
<code>&lt;your_ip&gt;.qggsynthc</code>	Lists synthesis parameters to support incremental regeneration.
<code>&lt;your_ip&gt;.qip</code>	Contains all the required information about the IP component to integrate and compile the IP component in the Intel Quartus Prime software.
<code>&lt;your_ip&gt;.sopcinfo</code>	Describes the connections and IP component parameterizations in your Platform Designer system. You can parse its contents to get requirements when you develop software drivers for IP components. Downstream tools such as the Nios® II tool chain use this file. The <code>.sopcinfo</code> file and the <code>system.h</code> file generated for the Nios II tool chain include address map information for each slave relative to each master that accesses the slave. Different masters may have a different address map to access a particular slave component.
<code>&lt;your_ip&gt;.csv</code>	Contains information about the upgrade status of the IP component.
<code>&lt;your_ip&gt;.spd</code>	Required input file for <code>ip-make-simscript</code> to generate simulation scripts for supported simulators. The <code>.spd</code> file contains a list of files generated for simulation, along with information about memories that you can initialize.
<code>&lt;your_ip&gt;_bb.v</code>	You can use the Verilog black-box ( <code>_bb.v</code> ) file as an empty module declaration for use as a black box.
<code>&lt;your_ip&gt;_inst.v</code> or <code>_inst.vhd</code>	HDL example instantiation template. You can copy and paste the contents of this file into your HDL file to instantiate the IP variation.
<code>&lt;your_ip&gt;.v</code> or <code>&lt;your_ip&gt;.vhd</code>	HDL files that instantiate each submodule or child IP core for synthesis or simulation.
<code>mentor/</code>	Contains a Siemens* EDA ModelSim* SE or Questa* or Questa-Intel FPGA Edition script <code>msim_setup.tcl</code> to set up and run a simulation.
<code>synopsys/vcs/</code> <code>synopsys/vcsmx/</code>	Contains a shell script <code>vcs_setup.sh</code> to set up and run a Synopsys* VCS* simulation. Contains a shell script <code>vcsmx_setup.sh</code> and <code>synopsys_ sim.setup</code> file to set up and run a Synopsys VCS MX simulation.
<code>&lt;child IP cores&gt;/</code>	For each generated child IP core directory, Platform Designer generates <code>synth/</code> and <code>andsim/</code> sub-directories.

### Related Information

[F-Tile CPRI PHY Intel FPGA IP Design Example User Guide](#)

## 2.4. IP Core Testbenches

Intel provides a testbench and compilation-only design example that you can generate for the F-Tile CPRI PHY Intel FPGA IP core.

To generate the testbench, in the F-Tile CPRI PHY Intel FPGA IP parameter editor, you must first set the parameter values for the IP core variation you intend to generate in your end product. If you do not set the parameter values for your DUT to match the parameter values in your end product, the testbench you generate does not exercise the IP core variation you intend.

The testbench demonstrates XGMII data transfer to PHY with internal serial loopback and performs basic latency calculations. It is not intended to be a substitute for a full verification environment.

*Note:* A compilation-only design example provides reports of timing and resource utilization. It is not a hardware testing design example.


**Related Information**

[F-Tile CPRI PHY Intel FPGA IP Design Example User Guide](#)

### 3. IP Parameter Settings

You customize the IP core by specifying parameters in the IP parameter editor.

**Figure 5. IP Parameter Editor**



**Table 8. Parameter Settings: IP Tab**

Parameter	Supported Values	Default Setting	Description
<b>CPRI General Options</b>			
<b>CPRI Rate</b>	<ul style="list-style-type: none"> <li>• 1.2288G (8b/10b)</li> <li>• 2.4376G (8b/10b)</li> <li>• 3.072G (8b/10b)</li> <li>• 4.9152G (8b/10b)</li> <li>• 6.144G (8b/10b)</li> <li>• 9.8304G (8b/10b)</li> <li>• 10.1376G (64b/66b)</li> <li>• 10.1376G (64b/66b)</li> <li>• 12.16512G (64b/66b)</li> <li>• 12.16512G (64b/66b) with RS-FEC</li> <li>• 24.33024G (64b/66b)</li> <li>• 24.33024G (64b/66b) with RS-FEC</li> </ul>	24.33024G (64b/66b) with RS-FEC	Selects the CPRI data rate. The hard RS-FEC block is included in the core if you select 10.1376, 12.1651, and 24.33024 Gbps (64b/66b) with the RS-FEC option.
<i>continued...</i>			

Intel Corporation. All rights reserved. Intel, the Intel logo, and other Intel marks are trademarks of Intel Corporation or its subsidiaries. Intel warrants performance of its FPGA and semiconductor products to current specifications in accordance with Intel's standard warranty, but reserves the right to make changes to any products and services at any time without notice. Intel assumes no responsibility or liability arising out of the application or use of any information, product, or service described herein except as expressly agreed to in writing by Intel. Intel customers are advised to obtain the latest version of device specifications before relying on any published information and before placing orders for products or services.

\*Other names and brands may be claimed as the property of others.

Parameter	Supported Values	Default Setting	Description
<b>Enable reconfiguration to 8b/10b datapath</b>	<ul style="list-style-type: none"> <li>On</li> <li>Off</li> </ul>	Off	Turn on this parameter if you plan to reconfigure the CPRI line rate of your channels from 64b/66b datapath rates to 8b/10b datapath rates at run-time. If this option is not enabled, the CPRI IP core uses fewer resources, and not be able to change to 8b/10b datapath rates at run-time.
<b>CPRI Core Options</b>			
<b>System PLL frequency</b>	<ul style="list-style-type: none"> <li>805.664062 MHz</li> <li>830.078125 MHz</li> <li>903.125 MHz</li> </ul>	805.664062 MHz	Select the System PLL frequency for your IP.
<b>CPRI PMA Options</b>			
<b>PMA Reference frequency</b>	<ul style="list-style-type: none"> <li>153.6 MHz</li> <li>184.32 MHz</li> </ul>	184.32 MHz	Only one value of the reference clock frequency is supported for each CPRI line rate. <ul style="list-style-type: none"> <li>For CPRI line rates that include 8b/10b soft PCS. use a reference clock of 153.6 MHz.</li> <li>For CPRI line rates that include 64b/66b hard PCS use a reference clock of 184.32 MHz.</li> </ul>

For parameters in the **Example Design** tab, refer to the device specific *F-Tile CPRI PHY Intel FPGA IP Design Example User Guide*.

**Related Information**

[F-Tile CPRI PHY Intel FPGA IP Design Example User Guide](#)




## 4. Functional Description

The F-Tile CPRI PHY Intel FPGA IP core consists of the following modules:

- F-Tile transceiver channels which consists of PMA and RS-FEC hard logic to support CPRI and Ethernet protocols. It also contains a hard PCS block that provides 64b/66b encoding scheme for 10.1376, 12.1651 and 24.33024 Gbps CPRI line rates. For more information, refer to the *F-Tile Architecture PHY IP User Guide*.
- Soft Reset Controller—A reset controller that manages reset signals according to the F-Tile CPRI PHY Intel FPGA IP core requirements.
- Elastic FIFO (EFIFO)—A dual clock FIFO that match the rate differences between the F-tile hard logic and soft logic.
- Latency measurement—A module that generates sync pulse to measure the datapath delay of the F-Tile CPRI PHY Intel FPGA IP Core.
- Low Speed PCS—A soft PCS block that provides 8b/10b encoding scheme for 4.9 CPRI line rate.

**Figure 6. IP Block Diagram**



### 4.1. Reset Logic


There are three main user accessible reset ports:

Intel Corporation. All rights reserved. Intel, the Intel logo, and other Intel marks are trademarks of Intel Corporation or its subsidiaries. Intel warrants performance of its FPGA and semiconductor products to current specifications in accordance with Intel's standard warranty, but reserves the right to make changes to any products and services at any time without notice. Intel assumes no responsibility or liability arising out of the application or use of any information, product, or service described herein except as expressly agreed to in writing by Intel. Intel customers are advised to obtain the latest version of device specifications before relying on any published information and before placing orders for products or services.

\*Other names and brands may be claimed as the property of others.

- `i_tx_rst_n`—reset the TX datapath.
- `i_rx_rst_n`—reset the RX datapath.
- `i_reconfig_reset`—reset the Avalon memory-mapped interface connections to PCS + PMA CSRs, and soft IP CSR.

**Figure 7. Reset Block Diagram**



## 4.2. Latency Measurement

The latency measurement in the F-Tile CPRI PHY Intel FPGA IP core measures the delay between the FPGA core and the serial pins.

### 4.2.1. Deterministic Latency

The Deterministic Latency (DL) term used across this document refers to the ability to precisely determine the delay between the FPGA core and the PMA pins. Such delay varies from reset to reset and device to device. In most applications, the variability is acceptable in order to determine the actual delay within a given reset session. The below example shows the calculation delay between pins and FPGA core for the F-Tile CPRI PHY Intel FPGA IP core.

The deterministic latency measurement methodology for Intel Agilex F-tile devices is based on the concept of measuring the time when a given word is at the interface to the PMA and when that same word is at the FPGA core. The difference in time between these two events, when added to the PMA propagation delay, determines the total latency between the FPGA core and the serial pins. Such a calculation intrinsically includes all delays due to intermediate logic, FIFOs and all other effects.

**Table 9. Deterministic Latency Factors**

Factor	Description
TxDL	<p>Transmitter delay in sampling clock cycle.</p> <p>To calculate the TxDL value, read the CPRI PHY register 0xC bit[20:0]. The register provides value in fixed point format. Bit[20:8] represents integer and bit[7:0] represents fractional number.</p> <p>For example:</p> <ul style="list-style-type: none"> <li>Bit[20:8] = 0x27, the integer value is 39.</li> <li>Bit[7:0] = 0xF4, the fractional value is 0.953125.</li> </ul> <p>Therefore, the total delay is 39.953125 clock cycles.</p> <p><i>Note:</i> These values are available in simulation output.</p>
RxDL	<p>Receiver delay in sampling clock cycle.</p> <p>To calculate the RxDL value, read the CPRI PHY register 0x10 bit [20:0]. The register provides value in fixed point format. Bit[20:8] represents integer and bit[7:0] represents fractional number.</p> <p>For example:</p> <ul style="list-style-type: none"> <li>Bit[20:8] = 0x27, the integer value is 39.</li> <li>Bit[7:0] = 0xF4, the fractional value is 0.953125.</li> </ul> <p>Therefore, the total delay is 39.953125 clock cycles.</p> <p><i>Note:</i> These values are available in simulation output.</p>
sampling_clock_period	<p>For F-Tile CPRI PHY Intel FPGA IP core:</p> <ul style="list-style-type: none"> <li>Sampling clock is 250 MHz.</li> <li>Period is 4 ns.</li> </ul>
wa	Word Aligner bit slip value (5 bit) obtained from F-tile CPRI PHY register 0x4[9:5].
eth_wa	Word Aligner bit slip value (7 bit) obtained from Ethernet Reconfiguration Interface register 0x1110[6:0].
ethlphy_wa	RS-FEC Word Aligner bit slip value (lowest 5 bit) obtained from Ethernet Reconfiguration Interface register 0x6174[4:0].
dlpulse	Obtained from Ethernet Reconfiguration Interface register (pcs_bitslip_cnt) at base 0x1000, register offset 0x110.

**Table 10. System Clock Frequency and Period**

System Clock Frequency	system_clk_div2 period
805.664062 MHz	2.482424 ns
830.078125 MHz	2.409412 ns
903.125000 MHz	2.214533 ns

**Table 11. Equations**

Delay Equations		Variants		
		1.2G/2.4G/3G/4.9G/6G/9.8G	10G/12G/24G with RS-FEC	10G/12G/24G without RS-FEC
Regular Simulation	TX Delay (ns)	$TxDL * 4ns + 6 * system\_clk\_div2\ period + 229 * UI$	$TxDL * 4ns + 6 * system\_clk\_div2\ period + 211 * UI$	$TxDL * 4ns + 6 * system\_clk\_div2\ period + 211 * UI$
	RX Delay (ns)	$RxDL * 4ns - 6 * system\_clk\_div2\ period + (347.5 + wa) * UI$	$RxDL * 4ns - 6 * system\_clk\_div2\ period + (53.5 - ethlphy\_wa) * UI$	$RxDL * 4ns - 6 * system\_clk\_div2\ period + (53.5 - ethlphy\_wa - 33 * dlpulse) * UI$
FastSim <sup>(1)</sup>	TX Delay (ns)	$TxDL * 4ns + 6 * system\_clk\_div2\ period + 199.5 * UI$	$TxDL * 4ns + 6 * system\_clk\_div2\ period + 162.5 * UI$	$TxDL * 4ns + 6 * system\_clk\_div2\ period + 162.5 * UI$
	RX Delay (ns)	$RxDL * 4ns - 6 * system\_clk\_div2\ period + (339.5 + wa) * UI$	$RxDL * 4ns - 6 * system\_clk\_div2\ period + (61.5 - ethlphy\_wa) * UI$	$RxDL * 4ns - 6 * system\_clk\_div2\ period + (61.5 - ethlphy\_wa - 33 * dlpulse) * UI$

To enable the FAST\_SIM option, set the following value in your simulation script:

```
set FAST_SIM_OPTIONS "+define+IP7581SERDES_UX_SIMSPEED"
```

To disable the FAST\_SIM option, set the following value in your simulation script:

```
set FAST_SIM_OPTIONS ""
```

### 4.2.2. Calculation for 64b/66b Datapath

If the 64b/66b datapath RSFEC is enabled, execute the following steps to configure the DL logic in F-tile before RX latency calculation:

1. Ensure the o\_rx\_blocklock signal is asserted.
2. Read the RSFEC code word position value from e25g\_stat\_s0\_rsfec\_cw\_pos\_rx register, num field via Ethernet reconfiguration interface.
3. Program the RSFEC code word position value to FGT ux\_q\_dl\_ctrl\_a\_l<x> register, cfg\_rx\_lat\_bit\_for\_async field via Transceiver reconfiguration interface. The ux\_q\_dl\_ctrl\_a\_l<x> register is based on the placement of the FGT transceiver.

<sup>(1)</sup> This simulation model is not supported in the Questa-Intel FPGA Edition.

#### 4. Functional Description

UG-20327 | 2021.10.04



- a. FGT15, FGT11, FGT7, FGT3: `ux_q_dl_ctrl_a_l3`
  - b. FGT14, FGT10, FGT6, FGT2: `ux_q_dl_ctrl_a_l2`
  - c. FGT13, FGT9, FGT5, FGT1: `ux_q_dl_ctrl_a_l1`
  - d. FGT12, FGT8, FGT4, FGT0: `ux_q_dl_ctrl_a_l0`
4. Reset the deterministic measure logic for RX datapath by asserting `rx_dl_restart` bit at register offset 0x8 via `reconfig_cpri` interface.
  5. Release the reset for deterministic measure logic for RX datapath by clearing `rx_dl_restart` bit at register offset 0x8 via `reconfig_cpri` interface.

## 5. Interface Signals

### 5.1. Clock Signals

Each CPRI PHY channel has its own pair of datapath clocks and each transceiver has its own reference clock. The reconfiguration clock is shared.

**Table 12. CPRI PHY Clock Input Signals**

Port name	Width (Bits)	Description
system_pll_clk_link	1	System PLL clock link port.
tx_pll_refclk_link	1	TX PLL reference clock link port.
rx_cdr_refclk_link	1	RX CDR reference clock link port.
i_reconfig_clk	1	Reconfiguration clock.
i_sampling_clk	1	Sampling clock for deterministic latency logic.

**Table 13. Clock Source Signals**

Lists the clock source ports for the CPRI core. The core provides locally generated PLL clocks and recovered clocks that can be used for the datapath.

Signal Name	Width (Bits)	I/O Direction	Description
o_tx_clkout	1	Output	System clock divided by 2.
o_tx_clkout2	1	Output	Parallel TX clock: <ul style="list-style-type: none"> <li>For 64B/66B PCS: running at line rate/66.</li> <li>For 8B/10B PCS: running at line rate/20.</li> </ul> Hold circuits using this clock in reset until o_tx_pll_lock is high.
o_rx_clkout	1	Output	System clock divided by 2.
o_rx_clkout2	1	Output	Parallel RX recovered clock: <ul style="list-style-type: none"> <li>For 64B/66B PCS: running at line rate/66.</li> <li>For 8B/10B PCS: running at line rate/20.</li> </ul> Hold circuits using this clock in reset until o_rx_cdr_lock is high.

**Table 14. Clock Status Signals**

Lists the clock status ports for the CPRI core. Use these ports to hold the circuits that use clock sources from the core in reset until the PLLs driving the clocks are locked.

Signal Name	Width (Bits)	I/O Direction	Description
o_tx_pll_lock	1	Output	Indicates the TX PLL driving clock signals from the core is locked. Intel recommends not to use the o_tx_clkout or o_tx_clkout2 clocks until the o_tx_pll_lock clock is high.
o_rx_cdr_lock	1	Output	Indicates that the recovered clocks are locked to data. Intel recommends not to use the o_rx_clkout or o_rx_clkout2 clocks until the o_rx_cdr_lock clock is high.

### 5.1.1. Required Clock Frequencies

**Table 15. Required Clock Frequencies**

Port Name	Frequency (MHz)	Notes
i_reconfig_clk	100	Used for CSR access on all the AVMM interfaces.
o_tx_clkout	402.83203125 415.0390625 451.5625	System clock divided by 2.
o_tx_clkout2	368.64	CPRI PHY system clock times (64/66) for 24G channels.
	184.32	CPRI PHY system clock times (64/66) for 12G channels.
	153.6	CPRI PHY system clock times (64/66) for 10G channels.
	491.52	CPRI PHY system clock for 9.8G channels.
	245.76	CPRI PHY system clock for 4.9G channels.
	122.88	CPRI PHY system clock for 2.4G channels.
o_rx_clkout	402.83203125 415.0390625 451.5625	System clock divided by 2
o_rx_clkout2	368.64	Derived from recovered clock for 24G channels.
	184.32	Derived from recovered clock for 12G channels.
	153.6	Derived from recovered clock for 10G channels.
	491.52	CPRI PHY system clock for 9.8G channels.
	245.76	Derived from recovered clock for 4.9G channels.
	122.88	CPRI PHY system clock for 2.4G channels.
i_sampling_clk	250	Sampling clock for deterministic logic from external source.

### 5.2. Reset Signals

Each of the CPRI PHY Channels in the core has its own set of reset signals. The i\_reconfig\_reset port is shared.

**Table 16. Reset Signals**


Port Name	Width (Bits)	Domain	Description
i_tx_rst_n	1	Asynchronous	Resets the selected TX datapath. Active low.
o_tx_rst_ack_n	1	Asynchronous	TX datapath reset acknowledgement. Active low.
o_tx_ready	1	Asynchronous	TX datapath is out of reset and ready.
i_rx_rst_n	1	Asynchronous	Resets the selected RX datapath. Active low.
o_rx_rst_ack_n	1	Asynchronous	RX datapath reset acknowledgement. Active low.
o_rx_ready	1	Asynchronous	RX datapath is out of reset and ready.
i_reconfig_reset	1	i_reconfig_clk	Reconfig reset. Resets the AVMM connections to the F-tile and resets Soft CSR. It does not reset F-tile CSRs. Active high. Must be asserted once upon power-up.

### 5.3. TX MII Interface (64b/66b)

**Table 17. TX MII Interface**

Port Name	Width (Bits)	Domain	Description
i_tx_mii_d[63:0]	64	o_tx_clkout2	TX MII data. Data must be in MII encoding. i_tx_mii_d[7:0] holds the first byte the IP core transmits on the CPRI link. i_tx_mii_d[0] holds the first bit the IP core transmits on the CPRI link.
i_tx_mii_c[7:0]	8	o_tx_clkout2	TX MII control bits. Each bit corresponds to a byte of the TX MII data signal. For example, i_tx_mii_c[0] corresponds to i_tx_mii_d[7:0], i_tx_mii_c[1] corresponds to i_tx_mii_d[15:8], and so on. If the value of a bit is 1, the corresponding data byte is a control byte. If the value of a bit is 0, the corresponding data byte is data. The Start of Packet byte (0xFB) and End of Packet byte (0xFD) are control bytes.

**Figure 8. Transmitting Data Using TX MII Interface**



The figure above shows how to write packets directly to the TX MII interface.

- The packets are written using MII.
  - Each byte in i\_tx\_mii\_d has a corresponding bit in i\_tx\_mii\_c that indicates whether the byte is a control byte or a data byte; for example, i\_tx\_mii\_c[1] is the control bit for i\_tx\_mii\_d[15:8].
- The byte order for the TX MII interface flows from right to left; the first byte to be transmitted from the interface is i\_tx\_mii\_d[7:0].
- The first bit to be transmitted from the interface is i\_tx\_mii\_d[0].




## 5.4. RX MII Interface (64b/66b)

Table 18. RX MII Interface

Port Name	Width (Bits)	Domain	Description
o_rx_mii_d[63:0]	64	o_rx_clkout2	RX MII data. Data is in MII encoding. o_rx_mii_d[7:0] holds the first byte the IP core received on the CPRI link. o_rx_mii_d[0] holds the first bit the IP core received on the CPRI link.
o_rx_mii_c[7:0]	8	o_rx_clkout2	RX MII control bits. Each bit corresponds to a byte of RX MII data. o_rx_mii_c[0] corresponds to o_rx_mii_d[7:0], o_rx_mii_c[1] corresponds to o_rx_mii_d[15:8], and so on. If the value of a bit is 1, the corresponding data byte is a control byte. If the value of a bit is 0, the corresponding data byte is data. The Start of Packet byte (0xFB) and End of Packet byte (0xFD) are control bytes.

Figure 9. Receiving Data Using the RX MII Interface



The figure above shows how to read packets from the RX MII interface.

- The packets are MII encoded.
  - Each byte in o\_rx\_mii\_d has a corresponding bit in o\_rx\_mii\_c that indicates whether the byte is a control byte or a data byte; for example, o\_rx\_mii\_c[2] is the control bit for o\_rx\_mii\_d[23:16].
- The byte order for the RX MII interface flows from right to left; the first byte that the core receives is o\_rx\_mii\_d[7:0].
- The first bit that the core receives is o\_rx\_mii\_d[0].

## 5.5. Status Interface for 64b/66b Line Rate

This section lists the status ports for the CPRI PHY 64b/66b line rate. Each CPRI PHY channel has its own status ports.

**Table 19. Status Interface Signals for 64b/66b Interface**

Port Name	Width (Bits)	Domain	Description
o_rx_pcs_ready	1	Asynchronous	The IP core asserts this signal to indicate that the corresponding RX datapath is ready to receive data. The signal deasserts when i_rx_rst_n is deasserted.
o_rx_block_lock	1	Asynchronous	The IP core asserts this signal to indicate that 66b block alignment has completed for the corresponding CPRI PHY channel.
o_rx_hi_ber	1	Asynchronous	The IP core asserts this signal in accordance with IEEE 802.3 to indicate RX PCS is in Hi-Bit Error Rate (BER) state for the corresponding CPRI PHY channel.
o_tx_hip_ready	1	Asynchronous	The IP core asserts this signal after i_tx_rst_n is asserted to indicate that the CPRI PHY has completed all internal initialization, is ready to accept reconfiguration transactions and send data.

## 5.6. TX Interface (8b/10b)

The TX 8b/10b interface is available only when you select the **Enable reconfiguration to 8b/10b datapath** parameter or when you select the 8b/10b CPRI line rate. For the CPRI PHY core power up in 64b/66b line rate, the IP core asserts these signals when you reconfigure the core at runtime to enter 8b/10b line rate.

**Table 20. TX 8b/10b Interface**

Port Name	Width (Bits)	Domain	Description
i_tx_d[15:0]	16	o_tx_clkout2	Indicates 8b/10b TX data for the corresponding CPRI PHY channel.
i_tx_c[1:0]	2	o_tx_clkout2	Indicates 8b/10b TX control for the corresponding CPRI PHY channel.

When you transmit the data using the TX 8b/10b interface:

- The frames are 8b/10b encoded.
  - Each byte in i\_tx\_d has a corresponding bit in i\_tx\_c that indicates whether the byte is a control byte or a data byte. For example, i\_tx\_c[1] is the control bit for i\_tx\_d[15:8].
- The byte order for the TX interface flows from right to left and the first byte that the core transmits is i\_tx\_d[7:0].
- The first bit that the core transmits is i\_tx\_d[0].

## 5.7. RX Interface (8b/10b)

The RX 8b/10b interface is available only when you select the **Enable reconfiguration to 8b/10b datapath** parameter or you select the 8b/10b CPRI line rate. For the CPRI PHY core power up in 64b/66b line rate, the IP core asserts these signals when you reconfigure the core at runtime to enter 8b/10b line rate.

**Table 21. RX 8b/10b Interface**

Port Name	Width (Bits)	Domain	Description
i_rx_d[15:0]	16	o_rx_clkout2	Indicates 8b/10b RX data for the corresponding CPRI PHY channel.
i_rx_c[1:0]	2	o_rx_clkout2	Indicates 8b/10b RX control for the corresponding CPRI PHY channel.

When you transmit the data using the RX 8b/10b interface:

- The frames are 8b/10b encoded.
  - Each byte in `i_rx_d` has a corresponding bit in `i_rx_c` that indicates whether the byte is a control byte or a data byte. For example, `i_rx_c[0]` is the control bit for `i_rx_d[7:0]`.
- The byte order for the RX interface flows from right to left and the first byte that the core receives is `i_rx_d[7:0]`.
- The first bit that the core receives is `i_rx_d[0]`.

## 5.8. Status Interface for 8b/10b Line Rate

This section lists the status ports for the CPRI PHY 8b/10b line rate. Each CPRI PHY channel has its own status ports.

**Table 22. CPRI PHY Status Interface Signals for 8b/10b Interface**

Port Name	Width (Bits)	Domain	Description
o_rx_patterndetect	1	o_rx_clkout2	The IP core asserts this signal to indicate that K28.5 has been detected in the current word boundary of <code>o_rx_d</code> or <code>o_rx_c</code> and the received data from the RX PMA achieved the word alignment. This interface should be observed in conjunction with <code>o_rx_disperr</code> and <code>i_rx_errdetect</code> .
o_rx_disperr[1:0]	2	o_rx_clkout2	The IP core asserts this signal to indicate that it received 10-bit code or data group in the current word boundary of <code>o_rx_d</code> or <code>o_rx_c</code> has a disparity error. <ul style="list-style-type: none"> <li>Bit 0: Indicates status for lower data group.</li> <li>Bit 1: Indicates status for higher data group.</li> </ul>
o_rx_errdetect[1:0]	2	o_rx_clkout2	The IP core asserts this signal to indicate that it received 10-bit data group in the <code>o_rx_d</code> or <code>o_rx_c</code> has an 8b/10b code violation. <ul style="list-style-type: none"> <li>Bit 0: Indicates status for lower data group.</li> <li>Bit 1: Indicates status for higher data group.</li> </ul>

## 5.9. Serial Interface

The CPRI PHY IP core always includes the serial ports.

**Table 23. Serial Interface**

Port Name	Width	Description
o_tx_serial	1	TX serial data for corresponding F-tile CPRI PHY channel.
o_tx_serial_n	1	TX serial data (n) for corresponding F-tile CPRI PHY channel.
i_rx_serial	1	RX serial data for corresponding F-tile CPRI PHY channel.
i_rx_serial_n	1	RX serial data (n) for corresponding F-tile CPRI PHY channel.

## 5.10. Reconfiguration Interfaces

This interface provides access to the configuration and status registers (CSRs) through Avalon memory-mapped interface (Ethernet reconfiguration and Transceiver reconfiguration).

### 5.10.1. CPRI PHY Reconfiguration Interface

**Table 24. CPRI PHY Reconfiguration Interface**

Port Name	Width (Bits)	Domain	Description
i_reconfig_cpri_addr[3:0]	4	i_reconfig_clk	Address for F-tile CPRI PHY CSRs in selected channel. Using word addressing format.
i_reconfig_cpri_read	1	i_reconfig_clk	Read command for F-tile CPRI PHY CSRs in selected channel.
i_reconfig_cpri_write	1	i_reconfig_clk	Write command for F-tile CPRI PHY CSRs in selected channel.
o_reconfig_cpri_readdata[31:0]	32	i_reconfig_clk	Read data from reads to F-tile CPRI PHY CSRs in selected channel.
o_reconfig_cpri_readdatavalid	1	i_reconfig_clk	Read data from F-tile CPRI PHY CSRs is valid in selected channel.
i_reconfig_cpri_writedata[31:0]	32	i_reconfig_clk	Data for writes to F-tile CPRI PHY CSRs in selected channel.
o_reconfig_cpri_waitrequest	1	i_reconfig_clk	Avalon memory-mapped interface stalling signal for operations on F-tile CPRI PHY CSRs in selected channel.

**Figure 10. Writing to CPRI PHY Reconfiguration**





Figure 11. Reading from CPRI PHY Reconfiguration



### 5.10.2. Ethernet Reconfiguration Interface

Table 25. Ethernet Reconfiguration Interface Signals

Port Name	Width (Bits)	Domain	Description
i_reconfig_eth_addr[13:0]	14	i_reconfig_clk	Address for Ethernet reconfiguration CSRs in selected channel. Using byte addressing format.
i_reconfig_eth_read	1	i_reconfig_clk	Read command for Ethernet reconfiguration CSRs in selected channel.
i_reconfig_eth_write	1	i_reconfig_clk	Write command for Ethernet reconfiguration CSRs in selected channel.
o_reconfig_eth_readdata[31:0]	32	i_reconfig_clk	Read data from reads to Ethernet reconfiguration CSRs in selected channel.
o_reconfig_eth_readdatavalid	1	i_reconfig_clk	Read data from Ethernet reconfiguration CSRs is valid in selected channel.
i_reconfig_eth_writedata[31:0]	32	i_reconfig_clk	Data for writes to Ethernet reconfiguration CSRs in selected channel.
o_reconfig_eth_waitrequest	1	i_reconfig_clk	AVMM stalling signal for operations on Ethernet reconfiguration CSRs in selected channel.
i_reconfig_eth_byteenable[3:0]	4	i_reconfig_clk	Byteenable for Ethernet reconfiguration CSRs in selected channel.

### 5.10.3. Transceiver Reconfiguration Interface

Table 26. Transceiver Reconfiguration Interface Signals

Port Name	Width	Domain	Description
i_reconfig_xcvr_addr[17:0]	18	i_reconfig_clk	Address for Transceiver reconfiguration CSRs in selected channel. Using byte addressing format.
i_reconfig_xcvr_read	1	i_reconfig_clk	Read command for Transceiver reconfiguration CSRs in selected channel.
i_reconfig_xcvr_write	1	i_reconfig_clk	Write command for Transceiver reconfiguration CSRs in selected channel.
o_reconfig_xcvr_readdata[31:0]	32	i_reconfig_clk	Read data from reads to Transceiver reconfiguration CSRs in selected channel.

*continued...*

Port Name	Width	Domain	Description
o_reconfig_xcvr_readdatavalid	1	i_reconfig_clk	Read data from Transceiver reconfiguration CSRs is valid in selected channel.
i_reconfig_xcvr_writedata[31:0]	32	i_reconfig_clk	Data for writes to Transceiver reconfiguration CSRs in selected channel.
o_reconfig_xcvr_waitrequest	1	i_reconfig_clk	AVMM stalling signal for operations on Transceiver reconfiguration CSRs in selected channel.
i_reconfig_xcvr_byteenable[3:0]	4	i_reconfig_clk	Byteenable for Transceiver reconfiguration CSRs in selected channel.

## 6. IP Registers

You can access the CPRI registers for the F-Tile CPRI PHY Intel FPGA IP core using the Avalon memory-mapped reconfiguration interface on each channel.

**Table 27. Address Ranges**

Register Type	Address Range
CPRI PHY Registers	0x0-0x3C

**Table 28. F-Tile CPRI PHY Registers**

Address (Byte)	Bit	Name	Description	Access	Reset
0x0	4	tx_cpri_fec_en	Indicates whether the TX RSFEC block is enabled. <ul style="list-style-type: none"> <li>0: disabled</li> <li>1: enabled</li> </ul> The TX datapath must be reset after changing this setting.	RW	Power up value <sup>(2)</sup>
	3:0	tx_cpri_rate_sel	Select the TX CPRI speed: <ul style="list-style-type: none"> <li>1: 1.2G</li> <li>2: 2.4G</li> <li>3: 3G</li> <li>4: 4.9G</li> <li>5: 6G</li> <li>6: 9.8G</li> <li>9: 10G</li> <li>10: 12G</li> <li>11: 24G</li> </ul> The TX datapath must be reset after changing this setting.	RW	Power up value <sup>(3)</sup>
0x4	9:5	rx_bitslipboundary_sel	Indicates number of bits that the 8b/10b RX PCS block slipped to achieve a deterministic latency.	RO	0x0
	4	rx_cpri_fec_en	Indicates whether the RX RSFEC block is enabled. <ul style="list-style-type: none"> <li>0: disabled</li> <li>1: enabled</li> </ul> The RX datapath must be reset after changing this setting.	RW	Power up value <sup>(2)</sup>
	3:0	rx_cpri_rate_sel	Select the RX CPRI speed:	RW	Power up value <sup>(3)</sup>

*continued...*

<sup>(2)</sup> For example, if power up is 24G with RSFEC, then reset value is 1.

<sup>(3)</sup> For example, if power up is 24G with RSFEC, then reset value is 11 (0xb).

Address (Byte)	Bit	Name	Description	Access	Reset
			<ul style="list-style-type: none"> <li>1: 1.2G</li> <li>2: 2.4G</li> <li>3: 3G</li> <li>4: 4.9G</li> <li>5: 6G</li> <li>6: 9.8G</li> <li>9: 10G</li> <li>10: 12G</li> <li>11: 24G</li> </ul> <p>The RX datapath must be reset after changing this setting.</p>		
0x8	31	tx_dl_restart	<p>Indicates the reset to allow TX deterministic latency (DL) measurements to be retaken.</p> <ul style="list-style-type: none"> <li>0: Reset disabled</li> <li>1: Reset enabled</li> </ul>	RW	0x0
	30	rx_dl_restart	<p>Indicates the reset to allow RX deterministic latency (DL) measurements to be retaken.</p> <ul style="list-style-type: none"> <li>0: Reset disabled</li> <li>1: Reset enabled</li> </ul>	RW	0x0
	1	tx_measure_valid	<p>Indicates whether the TX deterministic latency (DL) measurement values are valid:</p> <ul style="list-style-type: none"> <li>0: Invalid</li> <li>1: Valid</li> </ul>	RO	0x0
	0	rx_measure_valid	<p>Indicates whether the RX deterministic latency (DL) measurement values are valid:</p> <ul style="list-style-type: none"> <li>0: Invalid</li> <li>1: Valid</li> </ul> <p><i>Note:</i> If <code>block_lock</code> is deasserted, this register is deasserted.</p>	RO	0x0
0xC	20:0	tx_delay	<p>Indicates DL measurement values in fixed point format (Q13.8).</p> <ul style="list-style-type: none"> <li>TX datapath latency (in <code>sampling_clk</code> cycle).</li> </ul> <p>Must be qualified with <code>measure_valid</code>.</p>	RO	0x0
0x10	20:0	rx_delay	<p>Indicates DL measurement values in fixed point format (Q13.8).</p> <ul style="list-style-type: none"> <li>RX datapath latency (in <code>sampling_clk</code> cycle).</li> </ul> <p>Must be qualified with <code>measure_valid</code>.</p>	RO	0x0
0x14	3	tx_sync_valid	<p>Indicates whether TX synchronous counter values are valid:</p> <ul style="list-style-type: none"> <li>0: Invalid</li> <li>1: Valid</li> </ul>	RO	0x0
	2	tx_async_valid	<p>Indicates whether TX asynchronous counter values are valid:</p> <ul style="list-style-type: none"> <li>0: Invalid</li> <li>1: Valid</li> </ul>	RO	0x0
	1	rx_sync_valid	<p>Indicates whether RX synchronous counter values are valid:</p> <ul style="list-style-type: none"> <li>0: Invalid</li> <li>1: Valid</li> </ul>	RO	0x0

**continued...**



Address (Byte)	Bit	Name	Description	Access	Reset
	0	rx_async_valid	Indicates whether RX asynchronous counter values are valid: <ul style="list-style-type: none"> <li>• 0: Invalid</li> <li>• 1: Valid</li> </ul>	RO	0x0
0x18	19:0	tx_sync_counter	TX sync counter value. Must be qualified with tx_sync_valid.	RO	0x0
0x1C	19:0	tx_async_counter	TX async counter value. Must be qualified with tx_async_valid.	RO	0x0
0x20	19:0	rx_sync_counter	RX sync counter value. Must be qualified with rx_sync_valid.	RO	0x0
0x24	19:0	rx_async_counter	RX async counter value. Must be qualified with rx_async_valid.	RO	0x0
0x28 - 0x3C	31:0	Reserved.		RO	0x0

## 7. F-Tile CPRI PHY Intel FPGA IP User Guide Archives

---

If an IP core version is not listed, the user guide for the previous IP core version applies.

Intel Quartus Prime Version	IP Core Version	User Guide
21.2	2.0.0	<a href="#">F-Tile CPRI PHY Intel FPGA IP User Guide</a>

## 8. Document Revision History for the F-Tile CPRI PHY Intel FPGA IP User Guide

Document Version	Intel Quartus Prime Version	IP Version	Changes
2021.10.04	21.3	3.0.0	<ul style="list-style-type: none"> <li>• Added support for the following line rates: <ul style="list-style-type: none"> <li>– 1.228 Gbps</li> <li>– 3.072 Gbps</li> <li>– 6.144 Gbps</li> </ul> </li> <li>• Updated the following sections with new line rate information: <ul style="list-style-type: none"> <li>– <i>Supported Features</i></li> <li>– <i>Resource Utilization</i></li> <li>– <i>IP Parameter Settings</i></li> </ul> </li> <li>• Updated the deterministic latency equations in section: <i>Deterministic Latency</i>.</li> <li>• Updated the address range for the <i>IP Registers</i>.</li> <li>• Added support for the following simulators: <ul style="list-style-type: none"> <li>– Siemens EDA Questa</li> <li>– Questa-Intel FPGA Edition</li> </ul> </li> </ul>
2021.06.21	21.2	2.0.0	Initial release.