## Contents

1. About this Document
   - 1.1. Conventions
   - 1.2. Acceleration Glossary
   - 1.3. Acronyms
2. Introduction
   - 2.1. Release Content
3. Setting Up the Host Machine
   - 3.1. Installing the Intel FPGA SDK for OpenCL
   - 3.2. Installing the Intel FPGA RTE for OpenCL
   - 3.3. Installing the Release
   - 3.4. Installing the OpenCL BSP
   - 3.5. Setting Up Permissions
   - 3.6. Initializing the RTE
   - 3.7. Configuring the OpenCL Driver
   - 3.8. Setup Summary
4. Running Diagnostics
5. OpenCL Support for Multi-Card Systems
6. Running Samples
   - 6.1. Running Hello World
   - 6.2. Running Vector Add
7. Compiling OpenCL Kernels
   - 7.1. Checking Timing Results
8. Running an OpenCL Design Example
   - 8.1. Downloading an OpenCL Design Example
   - 8.2. Compiling the Kernel
   - 8.3. Compiling the Host
   - 8.4. Running the Executable
A. Disabling Non-Uniform Memory Access (NUMA) and DMA Worker Threads to Optimize PCIe Bandwidth
1. About this Document

1.1. Conventions

Table 1. Document Conventions

<table>
<thead>
<tr>
<th>Convention</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>#</td>
<td>Precedes a command that indicates the command is to be entered as root.</td>
</tr>
<tr>
<td>$</td>
<td>Indicates a command is to be entered as a user.</td>
</tr>
<tr>
<td>This font</td>
<td>Filenames, commands, and keywords are printed in this font. Long command lines are printed in this font. Although long command lines may wrap to the next line, the return is not part of the command; do not press enter.</td>
</tr>
<tr>
<td>&lt;variable_name&gt;</td>
<td>Indicates the placeholder text that appears between the angle brackets must be replaced with an appropriate value. Do not enter the angle brackets.</td>
</tr>
</tbody>
</table>

1.2. Acceleration Glossary

Table 2. Acceleration Stack for Intel® Xeon® CPU with FPGAs Glossary

<table>
<thead>
<tr>
<th>Term</th>
<th>Abbreviation</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>Intel® Acceleration Stack for Intel Xeon® CPU with FPGAs</td>
<td>Acceleration Stack</td>
<td>A collection of software, firmware, and tools that provides performance-optimized connectivity between an Intel FPGA and an Intel Xeon processor.</td>
</tr>
<tr>
<td>Intel Programmable Acceleration Card with Intel Arria® 10 GX FPGA</td>
<td>Intel PAC with Intel Arria 10 GX FPGA</td>
<td>PCIe® accelerator card with an Intel Arria 10 FPGA. Programmable Acceleration Card is abbreviated PAC. Contains a FPGA Interface Manager (FIM) that connects to an Intel Xeon processor over PCIe bus.</td>
</tr>
<tr>
<td>Intel Xeon Scalable Platform with Integrated FPGA</td>
<td>Integrated FPGA Platform</td>
<td>A platform with the Intel Xeon and FPGA in a single package and sharing a coherent view of memory using the Intel Ultra Path Interconnect (UPI).</td>
</tr>
</tbody>
</table>
### 1.3. Acronyms

**Table 3. Acronyms**

<table>
<thead>
<tr>
<th>Acronyms</th>
<th>Expansion</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>AFU</td>
<td>Accelerator Functional Unit</td>
<td>Hardware Accelerator implemented in FPGA logic which offloads a computational operation for an application from the CPU to improve performance.</td>
</tr>
<tr>
<td>AF</td>
<td>Accelerator Function</td>
<td>Compiled Hardware Accelerator image implemented in FPGA logic that accelerates an application.</td>
</tr>
<tr>
<td>API</td>
<td>Application Programming Interface</td>
<td>A set of subroutine definitions, protocols, and tools for building software applications.</td>
</tr>
<tr>
<td>FIM</td>
<td>FPGA Interface Manager</td>
<td>The FPGA hardware containing the FPGA Interface Unit (FIU) and external interfaces for memory, networking, etc. The Accelerator Function (AF) interfaces with the FIM at run time.</td>
</tr>
<tr>
<td>OPAE</td>
<td>Open Programmable Acceleration Engine</td>
<td>The OPAE is a software framework for managing and accessing AFs.</td>
</tr>
</tbody>
</table>
2. Introduction

This user guide describes how to get started with the OpenCL* on the Intel PAC with Intel Arria 10 GX FPGA 1.2 Production Release. The instructions use the precompiled OpenCL kernels included in this 1.2 Production Release. This user guide also includes a brief introduction to compiling OpenCL kernels.

OpenCL designs comprise two components, the kernel and the host. The kernel includes the accelerator code. The host runs on the host machine. The accelerator card plugs into the host machine.

Note: You must have root permission on the host machine to setup OpenCL.

Related Information

- Intel FPGA SDK for Open Computing Language (OpenCL) web-page
  For more details about OpenCL.
- Intel FPGA SDK for OpenCL Pro Edition Getting Started Guide
  For more information about installation of the Intel FPGA Software Development Kit (SDK) for OpenCL and instructions on how to compile an example OpenCL application.

2.1. Release Content

The archive file, a10_gx_pac_ias_1_2_alpha.tar.gz, includes the files for the Intel PAC with Intel Arria 10 GX FPGA 1.1 Production Release. The release includes the following files for OpenCL located in the <installation_path>/opencl folder:

- 1.1 OpenCL Board Support Package (BSP):
  - opencl_bsp.tar.gz
- OpenCL example designs tested with:
  - exm_opencl_hello_world_x64_linux.tgz
  - exm_opencl_vector_add_x64_linux.tgz
- Pre-compiled kernels <aocx>:
  - hello_world.aocx
  - vector_add.aocx

Related Information

Understanding the Extracted Intel PAC with Intel Arria 10 GX FPGA Release Package
3. Setting Up the Host Machine

Prerequisites: You must follow the instructions from the System Requirements and Installing Required OS Packages and Components While Installing CentOS 7.4 sections of the Intel Acceleration Stack Quick Start Guide for Intel Programmable Acceleration Card with Arria 10 GX FPGA, referred to as Quick Start Guide throughout this document before you start setting up the host machine.

Attention:
- If you require the OpenCL compiler and tools to build and run OpenCL applications, download and install the Intel FPGA SDK for OpenCL.
- If you only require the Intel FPGA SDK for OpenCL's kernel deployment functionality, download and install the Intel FPGA RTE for OpenCL.
- Do not install the RTE and the SDK on the same host system. The SDK already contains the RTE.

Related Information
- Intel Acceleration Stack Quick Start Guide for Intel Programmable Acceleration Card with Intel Arria 10 GX FPGA
- System Requirements
- Installing Required OS Packages and Components While Installing CentOS 7.4

3.1. Installing the Intel FPGA SDK for OpenCL

Follow the instructions from the Installing the Intel Acceleration Stack Development Package on the Host Machine section of the Quick Start Guide to install the Acceleration Stack Development package.

Depending on your selection, the OpenCL SDK is installed in one of the following install directories:
- Acceleration Stack for Development:
  /home/<username>/inteldevstack
- Custom install directory:
  /<custom_install_directory>

The above paths, referred to as <OpenCL SDK install path> throughout this document.

Related Information
Installing the Intel Acceleration Stack Development Package on the Host Machine
3.2. Installing the Intel FPGA RTE for OpenCL

Follow the instructions from the *Installing the Intel Acceleration Stack Runtime package on the Host Machine* section of the *Quick Start Guide* to install the Intel Acceleration Stack Runtime package.

Depending on your selection, the OpenCL Runtime Environment (RTE) is installed in one of the following install directories:

- **Acceleration Stack for Runtime:**
  ```
  /home/<username>/intelrtestack
  ```

- **Custom install directory:**
  ```
  /<custom_install_directory>
  ```

The above paths, referred to as `<RTE install path>` throughout this document.

**Related Information**

*Installing the Intel Acceleration Stack Runtime Package on the Host Machine*

---

3.3. Installing the Release

You can build the OpenCL BSP provided with this release on top of the Intel Acceleration Stack for Intel Xeon CPU with FPGAs.

Follow the instructions from section 2 to section 6 of the *Quick Start Guide* to set up the Intel PAC with Intel Arria 10 GX FPGA.

You can run the OPAE software in a non-virtualized environment or in a virtualized environment with Single Root IO Virtualization (SR-IOV) disabled.

To run the OpenCL reference design in a virtualized environment that includes SR-IOV, complete the following additional steps:

1. Program the required OpenCL configuration from the host machine by typing the following command:
   ```
   $ aocl program <device name> <filename>
   ```
   
   *Note:* The 1.1 Production release does not allow partial reconfiguration in virtualized environment.

2. Enable virtualization using the instructions from section *Updating Settings Required for VFs* and section *Configuring the VF Port on the Host* of the *Quick Start Guide*.

3. Set the `CL_CONTEXT_COMPILER_MODE_INTELFPGA` environment variable in the virtual machine to disable FPGA configuration or reconfiguration during OpenCL host runtime:
   ```
   $ export CL_CONTEXT_COMPILER_MODE_INTELFPGA=3
   ```

4. Run the required application from the virtual machine.

5. Disable virtualization using the instruction from section *Disconnecting the VF from the VM and Reconnecting to the PF* of the *Quick Start Guide*. 
3. Setting Up the Host Machine

3.4. Installing the OpenCL BSP

The OpenCL BSP is an archive file. To extract the OpenCL BSP directory, type the following commands:

```bash
$ tar xf $OPAE_PLATFORM_ROOT/opencl/opencl_bsp*.tar.gz
$ cd $OPAE_PLATFORM_ROOT/opencl/opencl_bsp
$ export AOCL_BOARD_PACKAGE_ROOT=`pwd`
```

To avoid having to reset the `AOCL_BOARD_PACKAGE_ROOT` environment variable after a reboot, save it to your shell initialization script.

3.5. Setting Up Permissions

Running OpenCL requires you to set various permissions and system parameters. Running the `setup_permissions.sh` script completes this task. The script uses `sudo` internally; consequently, it requires root privileges.

Procedure:

1. Run the script once, when you enable OpenCL for first time on this host:

   ```bash
   $ $AOCL_BOARD_PACKAGE_ROOT/linux64/libexec/setup_permissions.sh
   ```

   *Note:* The script requires `sudo` access. You need to enter password for that.

2. Reboot the host because some permanent settings only take effect after a reboot.

3. Some of the settings are not permanent. Consequently, you must rerun the `setup_permissions.sh` command after rebooting.

   ```bash
   $ $AOCL_BOARD_PACKAGE_ROOT/linux64/libexec/setup_permissions.sh
   ```

3.6. Initializing the RTE

Before running OpenCL examples, you must initialize the RTE.

In addition to the previously mentioned variables, set one of the following additional environment variables for the RTE:
• If you have installed Intel Acceleration Stack Runtime Package, set the following:

$ export INTELFPGAOCLSDKROOT=/<RTE install path>/intelFPGA_pro/aclrte-linux64

• If you have installed Intel Acceleration Stack Development Package, set the following:

$ export INTELFPGAOCLSDKROOT=/<OpenCL SDK install path>/intelFPGA_pro/hld

Run the OpenCL initialization script from the RTE:

$ source $INTELFPGAOCLSDKROOT/init_opencl.sh

### 3.7. Configuring the OpenCL Driver

1. You must configure the Acceleration Stack driver by running one of the following commands:
   - If you have installed Acceleration Stack Runtime Package, run the following:
     
     sudo -E <RTE install path>/intelFPGA_pro/aclrte-linux64/bin/aocl install
   
   - If you have installed Acceleration Stack Development Package, run the following:
     
     sudo -E <OpenCL SDK install path>/intelFPGA_pro/hld/bin/aocl install

2. When you are asked to install the BSP, answer Y for yes.

### 3.8. Setup Summary

Each time you reboot the host, you must complete the following steps to run the OpenCL examples:

• Set the following environment variables:
  
  OPAE_PLATFORM_ROOT
  
  AOCL_BOARD_PACKAGE_ROOT

• Run the permissions script:

  $ $AOCL_BOARD_PACKAGE_ROOT/linux64/libexec/setup_permissions.sh

• Initialize RTE:

  $ source $INTELFPGAOCLSDKROOT/init_opencl.sh
4. Running Diagnostics

Before running diagnostics, load an OpenCL kernel to the board. The following instructions use the `hello_world` kernel or you may also use your own.

1. Load `hello_world` OpenCL kernel:

   ```
   $ aocl program acl0 $OPAE_PLATFORM_ROOT/opencl/hello_world.aocx
   
   Sample program output:
   aocl program: Running program from $OPAE_PLATFORM_ROOT/opencl/opencl_bsp \ 
   /linux64/libexec
   Program succeed.
   ```

2. Run the simple diagnostic utility:

   ```
   $ aocl diagnose
   
   Sample diagnostic output:
   ---------------------------------------------
   Device Name: acl0
   Package Path: $OPAE_PLATFORM_ROOT/opencl/opencl_bsp
   Vendor: Intel Corp
   Phys Dev Name  Status   Information
   pac_a10_f200000          Passed   PAC Arria 10 Platform (pac_a10_f200000) PCIe 04:00.0
   FPGA temperature = 46 degrees C.
   DIAGNOSTIC_PASSED
   ---------------------------------------------
   ```

3. Run the advanced diagnostic:

   ```
   $ aocl diagnose acl0
   
   Sample advanced diagnostic output:
   aocl diagnose: Running diagnose from $OPAE_PLATFORM_ROOT/opencl \ 
   /opencl_bsp/linux64/libexec
   Using platform: Intel(R) FPGA SDK for OpenCL(TM)
   Using Device with name: pac_a10 : PAC Arria 10 Platform (pac_a10_f200000)
   Using Device from vendor: Intel Corp clGetDeviceInfo
   CL_DEVICE_GLOBAL_MEM_SIZE = 8589934592
   clGetDeviceInfo CL_DEVICE_MAX_MEM_ALLOC_SIZE = 8588886016
   Memory consumed for internal use = 1048576
   Actual maximum buffer size 8588886016 bytes
   Writing 8191 MB to global memory...
   Allocated 1073741824 Bytes host buffer for large transfers
   Write speed: 5447.76 MB/s [5100.38 --> 5710.86]
   Reading and verifying 8191 MB from global memory ...
   ```
Read speed: 6319.11 MB/s [5829.62 -> 6815.82]
Successfully wrote and readback 8191 MB buffer

Transferring 262144 KBs in 512 512 KB blocks ... 3295.09 MB/s
Transferring 262144 KBs in 256 1024 KB blocks ... 3465.62 MB/s
Transferring 262144 KBs in 128 2048 KB blocks ... 4173.86 MB/s
Transferring 262144 KBs in 64 4096 KB blocks ... 5069.94 MB/s
Transferring 262144 KBs in 32 8192 KB blocks ... 5084.80 MB/s
Transferring 262144 KBs in 16 16384 KB blocks ... 5338.76 MB/s
Transferring 262144 KBs in 8 32768 KB blocks ... 6165.23 MB/s
Transferring 262144 KBs in 4 65536 KB blocks ... 6536.86 MB/s
Transferring 262144 KBs in 2 131072 KB blocks ... 6320.60 MB/s
Transferring 262144 KBs in 1 262144 KB blocks ... 6619.78 MB/s

As a reference:
PCle Gen1 peak speed: 250MB/s/lane
PCle Gen2 peak speed: 500MB/s/lane
PCle Gen3 peak speed: 985MB/s/lane

Writing 262144 KBs with block size (in bytes) below:

<table>
<thead>
<tr>
<th>Block_Size</th>
<th>Avg</th>
<th>Max</th>
<th>Min</th>
<th>End-End (MB/s)</th>
</tr>
</thead>
<tbody>
<tr>
<td>524288</td>
<td>2509.11</td>
<td>3295.09</td>
<td>1693.93</td>
<td>2018.67</td>
</tr>
<tr>
<td>1048576</td>
<td>2543.70</td>
<td>3087.25</td>
<td>1656.82</td>
<td>2279.26</td>
</tr>
<tr>
<td>2097152</td>
<td>3634.87</td>
<td>4173.86</td>
<td>2265.05</td>
<td>3410.79</td>
</tr>
<tr>
<td>4194304</td>
<td>4548.67</td>
<td>5069.94</td>
<td>3939.32</td>
<td>4362.32</td>
</tr>
<tr>
<td>8388608</td>
<td>4813.88</td>
<td>5084.80</td>
<td>4089.09</td>
<td>4722.04</td>
</tr>
<tr>
<td>16777216</td>
<td>5266.92</td>
<td>5446.97</td>
<td>4821.61</td>
<td>5206.11</td>
</tr>
<tr>
<td>33554432</td>
<td>4818.27</td>
<td>5226.23</td>
<td>3681.99</td>
<td>4792.34</td>
</tr>
<tr>
<td>67108864</td>
<td>4964.35</td>
<td>5662.74</td>
<td>4123.11</td>
<td>4952.34</td>
</tr>
<tr>
<td>134217728</td>
<td>4367.72</td>
<td>4640.88</td>
<td>4124.93</td>
<td>4366.66</td>
</tr>
<tr>
<td>268435456</td>
<td>4546.45</td>
<td>4546.45</td>
<td>4546.45</td>
<td>4546.45</td>
</tr>
</tbody>
</table>

Reading 262144 KBs with block size (in bytes) below:

<table>
<thead>
<tr>
<th>Block_Size</th>
<th>Avg</th>
<th>Max</th>
<th>Min</th>
<th>End-End (MB/s)</th>
</tr>
</thead>
<tbody>
<tr>
<td>524288</td>
<td>2487.06</td>
<td>3038.19</td>
<td>1757.40</td>
<td>2015.28</td>
</tr>
<tr>
<td>1048576</td>
<td>2934.13</td>
<td>3465.62</td>
<td>2241.64</td>
<td>2613.49</td>
</tr>
<tr>
<td>2097152</td>
<td>3485.74</td>
<td>3673.13</td>
<td>2820.99</td>
<td>3296.42</td>
</tr>
<tr>
<td>4194304</td>
<td>3406.50</td>
<td>3629.74</td>
<td>3040.80</td>
<td>3300.23</td>
</tr>
<tr>
<td>8388608</td>
<td>4474.60</td>
<td>4589.06</td>
<td>4241.70</td>
<td>4378.74</td>
</tr>
<tr>
<td>16777216</td>
<td>5289.71</td>
<td>5538.76</td>
<td>5081.67</td>
<td>5219.55</td>
</tr>
<tr>
<td>33554432</td>
<td>6014.68</td>
<td>6165.23</td>
<td>5686.37</td>
<td>5976.21</td>
</tr>
<tr>
<td>67108864</td>
<td>6440.31</td>
<td>6536.86</td>
<td>6365.68</td>
<td>6421.60</td>
</tr>
<tr>
<td>134217728</td>
<td>6106.75</td>
<td>6320.60</td>
<td>5906.89</td>
<td>6098.65</td>
</tr>
<tr>
<td>268435456</td>
<td>6691.78</td>
<td>6691.78</td>
<td>6691.78</td>
<td>6691.78</td>
</tr>
</tbody>
</table>

Write top speed = 5662.74 MB/s
Read top speed = 6691.78 MB/s
Throughput = 6177.26 MB/s

DIAGNOSTIC_PASSED
5. OpenCL Support for Multi-Card Systems

Before running an OpenCL application, program the PAC card with an Accelerator Function (AF) that includes the BSP logic. Use the `aocl` program command to load an `aocx` file to the PAC card. It is only necessary to program the AF one time per PAC card. After the initial programming, you can use the OpenCL API to load different applications to the PAC card using the `aocx` program command.

*Note:* For a system with one PAC card, Intel recommends that you allocate the number of hugepages to 20. If your system has multiple PAC cards, you must allocate 20 hugepages per card. For example, a system with four PAC cards requires a total of 80 hugepages.

To set the hugepages to 80, enter the following command:

```
$ sudo sh -c "echo 80 > /sys/kernel/mm/hugepages/hugepages-2048kB \ 
/nr_hugepages"
```

Run the `aocl diagnose` command to determine how many FPGAs the system includes. For example, running the `aocl diagnose` command on a system with two PAC cards might show output similar to the following:

```
1. $ aocl diagnose

------------------------------------------------
Device Name: acl0

Package Pat: $OPAE_PLATFORM_ROOT/opencl/opencl_bsp
Vendor: Intel Corp

Phys Dev Name    Status           Information
pac_a10_f100000 Uninitialized  OpenCL BSP not loaded. Must load BSP
using command:
'‘aocl program <device_name> <aocx_file>’
before running OpenCL programs using
this device

DIAGNOSTIC_PASSED
------------------------------------------------

------------------------------------------------
Device Name: acl1

Package Pat: $OPAE_PLATFORM_ROOT/opencl/opencl_bsp
Vendor: Intel Corp

Phys Dev Name    Status           Information
pac_a10_f100000 Uninitialized  OpenCL BSP not loaded. Must load BSP
using command:
```

---

Intel Corporation. All rights reserved. Intel, the Intel logo, Altera, Arria, Cyclone, Enpirion, MAX, Nios, Quartus
and Stratix words and logos are trademarks of Intel Corporation or its subsidiaries in the U.S. and/or other
countries. Intel warrants performance of its FPGA and semiconductor products to current specifications in
accordance with Intel’s standard warranty, but reserves the right to make changes to any products and services
at any time without notice. Intel assumes no responsibility or liability arising out of the application or use of any
information, product, or service described herein except as expressly agreed to in writing by Intel. Intel
customers are advised to obtain the latest version of device specifications before relying on any published
information and before placing orders for products or services.

*Other names and brands may be claimed as the property of others.*
2. The following command programs the first card listed in Step 1:

```
$ aocl program acl0 $OPAE_PLATFORM_ROOT/opencl/hello_world.aocx
```

```
aocl program: Running program from $OPAE_PLATFORM_ROOT/opencl /opencl_bsp
Program succeed.
```

3. The following command programs the second card listed in Step 1:

```
$ aocl program acl1 $OPAE_PLATFORM_ROOT/opencl/hello_world.aocx
```

```
aocl program: Running program from $OPAE_PLATFORM_ROOT/opencl /opencl_bsp
Program succeed.
```

4. After programming the FPGAs, the `aocl diagnose` command provides information about them:

```
$ aocl diagnose
```

```
Device Name:
ac10

Package Pat: $OPAE_PLATFORM_ROOT/opencl/opencl_bsp
Vendor: Intel Corp
Phys Dev Name   Status   Information
pac_a10_f100001 Passed   PAC Arria 10 Platform (pac_a10_f100001)
  PCIe 04:00.0
  FPGA temperature = 56 degrees C.

DIAGNOSTIC_PASSED
```

```
Device Name:
ac11

Package Pat: $OPAE_PLATFORM_ROOT/opencl/opencl_bsp
Vendor: Intel Corp
Phys Dev Name   Status   Information
pac_a10_f100000 Passed   PAC Arria 10 Platform (pac_a10_f100000)
  PCIe 04:00.0
  FPGA temperature = 48 degrees C.

DIAGNOSTIC_PASSED
```

'aocl program <device_name> <aocx_file>'
before running OpenCL programs using this device

DIAGNOSTIC_PASSED
---------------------------------------------------------
Note: You can run the advanced diagnostic on any specific device in your multi-card system using the following command:

```
$ aocl diagnose <device name>
```
6. Running Samples

This section describes how to compile and run the host code for the provided samples using the precompiled OpenCL kernels.

6.1. Running Hello World

1. Extract `hello_world` example:

   ```
   $ cd $OPAE_PLATFORM_ROOT/opencl
   $ mkdir exm_opencl_hello_world_x64_linux
   $ cd exm_opencl_hello_world_x64_linux
   $ tar xf ../exm_opencl_hello_world_x64_linux.tgz
   ```

2. Build example:

   ```
   $ export ALTERAOCLSDKROOT=$INTELFPGAOCLSDKROOT
   $ cd hello_world
   $ make
   ```

3. Copy `aocx` to example bin folder:

   ```
   $ cp $OPAE_PLATFORM_ROOT/opencl/hello_world.aocx ./bin/
   ```

4. Run example:

   ```
   $ ./bin/host
   ```

Example sample output:

```
Querying platform for info:

-------------------------------
CL_PLATFORM_NAME             = Intel(R) FPGA SDK for OpenCL(TM)
CL_PLATFORM_VENDOR           = Intel(R) Corporation
CL_PLATFORM_VERSION          = OpenCL 1.0 Intel(R) FPGA SDK
for OpenCL(TM), Version 17.1.1

Querying device for info:
-------------------------------
CL_DEVICE_NAME               = pac_a10 : PAC Arria 10 Platform
(pac_a10_f200000)
CL_DEVICE_VENDOR             = Intel Corp
CL_DEVICE_VENDOR_ID          = 4466
CL_DEVICE_VERSION            = OpenCL 1.0 Intel(R) FPGA SDK
for OpenCL(TM), Version 17.1.1
CL_DRIVER_VERSION            = 17.1.1
CL_DEVICE_ADDRESS_BITS       = 64
CL_DEVICE_AVAILABLE          = true
CL_DEVICE_ENDIAN_LITTLE      = true
```
### 6.2. Running Vector Add

1. Extract example:

   ```
   $ cd $OPAE_PLATFORM_ROOT/opencl
   $ mkdir exm_opencl_vector_add_x64_linux
   $ cd exm_opencl_vector_add_x64_linux
   $ tar xzvf ../exm_opencl_vector_add_x64_linux.tgz
   ```

2. Build example:

   ```
   $ export ALTERAOCLSDKROOT=$INTELFPGAOCLSDKROOT
   $ cd vector_add
   $ make
   ```

3. Copy precompiled OpenCL kernel to bin folder:

   ```
   $ cp $OPAE_PLATFORM_ROOT/opencl/vector_add.aocx ./bin
   ```

4. Run example:

   ```
   $ ./bin/host
   ```

**Example sample output:**

```
Initializing OpenCL
Platform: Intel(R) FPGA SDK for OpenCL(TM)
Using 1 device(s)
   pac_a10 : PAC Arria 10 Platform (pac_a10_f200000)
Using AOCX: vector_add.aocx
Reprogramming device [0] with handle 1
Launching for device 0 (1000000 elements)
```

---

<table>
<thead>
<tr>
<th>Device Property</th>
<th>Value</th>
</tr>
</thead>
<tbody>
<tr>
<td>CL_DEVICE_GLOBAL_MEM_CACHE_SIZE</td>
<td>32768</td>
</tr>
<tr>
<td>CL_DEVICE_GLOBAL_MEM_CACHELINE_SIZE</td>
<td>0</td>
</tr>
<tr>
<td>CL_DEVICE_GLOBAL_MEM_SIZE</td>
<td>8589934592</td>
</tr>
<tr>
<td>CL_DEVICE_IMAGE_SUPPORT</td>
<td>true</td>
</tr>
<tr>
<td>CL_DEVICE_LOCAL_MEM_SIZE</td>
<td>16384</td>
</tr>
<tr>
<td>CL_DEVICE_MAX_CLOCK_FREQUENCY</td>
<td>1000</td>
</tr>
<tr>
<td>CL_DEVICE_MAX_COMPUTE_UNITS</td>
<td>1</td>
</tr>
<tr>
<td>CL_DEVICE_MAX_CONSTANT_ARGS</td>
<td>8</td>
</tr>
<tr>
<td>CL_DEVICE_MAX_CONSTANT_BUFFER_SIZE</td>
<td>2147483648</td>
</tr>
<tr>
<td>CL_DEVICE_MAX_WORK_ITEM_DIMENSIONS</td>
<td>3</td>
</tr>
<tr>
<td>CL_DEVICE_MEM_BASE_ADDR_ALIGN</td>
<td>8192</td>
</tr>
<tr>
<td>CL_DEVICE_MIN_DATA_TYPE_ALIGN_SIZE</td>
<td>1024</td>
</tr>
<tr>
<td>CL_DEVICE_PREFERRED_VECTOR_WIDTH_CHAR</td>
<td>4</td>
</tr>
<tr>
<td>CL_DEVICE_PREFERRED_VECTOR_WIDTH_SHORT</td>
<td>2</td>
</tr>
<tr>
<td>CL_DEVICE_PREFERRED_VECTOR_WIDTH_INT</td>
<td>1</td>
</tr>
<tr>
<td>CL_DEVICE_PREFERRED_VECTOR_WIDTH_LONG</td>
<td>1</td>
</tr>
<tr>
<td>CL_DEVICE_PREFERRED_VECTOR_WIDTH_FLOAT</td>
<td>0</td>
</tr>
<tr>
<td>Command queue out of order?</td>
<td>false</td>
</tr>
<tr>
<td>Command queue profiling enabled?</td>
<td>true</td>
</tr>
</tbody>
</table>

Using AOCX: hello_world.aocx
Reprogramming device [0] with handle 1

Kernel initialization is complete.
Launching the kernel...

Thread #2: Hello from Altera's OpenCL Compiler!
Kernel execution is complete.
Time: 8.046 ms
Kernel time (device 0): 3.711 ms
Verification: PASS
7. Compiling OpenCL Kernels

Prerequisite: You must install the OpenCL SDK using the instructions in the Installing the Intel FPGA SDK for OpenCL section before you start compiling the OpenCL Kernels.

1. Set the user environment variable with the following:

   ```
   $ export INTELFPGAOCLSDKROOT=/<OpenCL SDK install path>/hld
   $ export AOCL_BOARD_PACKAGE_ROOT=$OPAE_PLATFORM_ROOT/opencl/opencl_bsp
   $ export PATH=$INTELFPGAOCLSDKROOT/bin:$PATH
   $ export LD_LIBRARY_PATH=$INTELFPGAOCLSDKROOT/host/linux64/lib:\
   $LD_LIBRARY_PATH
   $ $INTELFPGAOCLSDKROOT/init_opencl.sh
   ```

2. Ensure that the environment is setup with correct BSP using the following command:

   ```
   aoc --list-boards
   ```

   **Output**
   Board list:
   - pac_a10
   Board Package: /home/username/inteldevstack/opencl_bsp

3. Compile an OpenCL Kernel to an aocx using commands similar to the following:

   ```
   $ cd $OPAE_PLATFORM_ROOT/opencl/exm_opencl_vector_add_x64_linux/vector_add
   $ aoc device/vector_add.cl -o bin/vector_add.aocx --board pac_a10
   ```

**Related Information**

- Setting the Intel FPGA SDK for OpenCL User Environment Variables
- Installing the Intel FPGA SDK for OpenCL on page 6

7.1. Checking Timing Results

Intel recommends that you check for timing failures after compilation of the aocx file.

Check the compilation directory for the presence of the following report files:

- `afu_fit.failing_clocks.rpt`
- `afu_fit.failing_paths.rpt`
For example, after compiling `vector_add.cl`, locate the `$OPAE_PLATFORM_ROOT/opencl/exm_opencl_vector_add_x64_linux/vector_add/device/vector_add` directory. If there is a timing violation, this directory contains the failing report files. The failing report files indicate that the timing is not clean and the functional correctness cannot be guaranteed.

If OpenCL kernel compilation results in timing violations, Intel recommends to retry compilation with a different seed (`aoc <kernel.cl>--seed <integer>`).

For example,

```bash
aoc vector_add.cl --seed 2
aoc vector_add.cl --seed 3
aoc vector_add.cl --seed 63
```
8. Running an OpenCL Design Example

This section describes how to run an OpenCL design example on Intel PAC with Intel Arria 10 GX FPGA. The design example demonstrates the FFT (2D) design.

Note: You must set up the host machine using the instructions in the Setting up the Host Machine section.

Related Information
Setting Up the Host Machine on page 6

8.1. Downloading an OpenCL Design Example

The following instructions are for downloading the FFT (2D) design example.

1. Navigate to the Intel FPGA SDK for OpenCL page.
2. Click on the Design Examples tab, and under High-Performance Computing Platform Examples, click the FFT (2D). This navigates to OpenCL 2D Fast Fourier Transform Design Example page.
3. Under the Downloads, click the <version> x64 Linux package (.tar.gz) and download the tar file exm_opencl_fft2d_x64_linux.tar.gz to your chosen directory.
4. Uncompress the .tar.gz file by typing the following command:

```
$ tar zxvf exm_opencl_fft2d_x64_linux.tar.gz
```

This command creates a directory named exm_opencl_fft2d_x64_linux which contains the following files:
This OpenCL design example has two parts:

- Host code which is executed on the host machine
  \(\text{installation\_directory/fft2d/host}\)

- Kernel code which is executed on an FPGA
  \(\text{installation\_directory/fft2d/device}\)
Compile these two portions separately. Compile the host code using any C/C++ compiler and the kernel code using the Intel OpenCL compiler.

### 8.2. Compiling the Kernel

Prerequisite: You must install the OpenCL SDK using the instructions in the *Installing the Intel FPGA SDK for OpenCL* section before you start compiling the OpenCL Kernels. Then, you may need to install the OpenCL Runtime.

Follow these instructions to compile the kernel.

1. Set the environment variables as shown below:
   ```
   $ export AOCL_BOARD_PACKAGE_ROOT=$OPAE_PLATFORM_ROOT/opencl/opencl_bsp
   $ export INTELFPGAOCLSDKROOT=<Quartus_installation_directory>/hld
   $ source $INTELFPGAOCLSDKROOT/init_opencl.sh
   ```

2. Type the following command to check the availability of the OpenCL compiler in the path.
   ```
   $ which aoc
   ```

3. Compile the kernel by typing the following command. This may take 4 to 7 hours to complete the compilation.
   ```
   $ cd ff2d
   $ aoc -v -board pac_a10 device/ff2d.cl -o bin/ff2d.aocx
   ```

**Related Information**

- *Installing the Intel FPGA SDK for OpenCL* on page 6
- *Compiling OpenCL Kernels* on page 18
  
  For more information about how to install the Intel FPGA SDK for 17.1.1 for Linux.

### 8.3. Compiling the Host

1. To compile the host, make sure that you have installed GCC (C/C++) compiler in the path by typing the following command:

   ```
   $ which gcc
   ```

   **Note:** You must install GCC compiler version 4.8.5 or above.

2. If GCC is available in the path, type the following command to compile the host code. This command creates the executable named `host` under the `.bin` directory.

   ```
   $ make
   ```

   This creates the executable named `host` under the `.bin` directory.

### 8.4. Running the Executable

Before you run the host, you must need compiled OpenCL kernel and host.
1. To run the host program on the hardware, run the executable named `host` under `bin` directory by typing the following command:

\[
\text{
$ ./bin/host$
}
\]

The output displays similar to below:

<table>
<thead>
<tr>
<th>Output Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>Using AOCX:fft2d.aocx</td>
</tr>
<tr>
<td>Reprogramming device [0] with handle 1</td>
</tr>
<tr>
<td>Launching FFT transform (ordered data layout)</td>
</tr>
<tr>
<td>Kernel initialization is complete.</td>
</tr>
<tr>
<td>Processing time= 3.0938ms</td>
</tr>
<tr>
<td>Throughput= 0.3437 Gpoints/sec (34.2490 Gflops)</td>
</tr>
<tr>
<td>Signal to noise ratio on output sample: 137.231003 → PASSED</td>
</tr>
<tr>
<td>Launching inverse FFT transform (ordered data layout)</td>
</tr>
<tr>
<td>Kernel initialization is complete.</td>
</tr>
<tr>
<td>Processing time= 3.0628ms</td>
</tr>
<tr>
<td>Throughput= 0.3424 Gpoints/sec (34.2364 Gflops)</td>
</tr>
<tr>
<td>Signal to noise ratio on output sample: 136.860797 → PASSED</td>
</tr>
<tr>
<td>Launching FFT transform (alternative data layout)</td>
</tr>
<tr>
<td>Kernel initialization is complete.</td>
</tr>
<tr>
<td>Processing time= 2.2904ms</td>
</tr>
<tr>
<td>Throughput= 0.4576 Gpoints/sec (45.7821 Gflops)</td>
</tr>
<tr>
<td>Signal to noise ratio on output sample: 137.435876 → PASSED</td>
</tr>
<tr>
<td>Launching inverse FFT transform (alternative data layout)</td>
</tr>
<tr>
<td>Kernel initialization is complete.</td>
</tr>
<tr>
<td>Processing time= 2.3253ms</td>
</tr>
<tr>
<td>Throughput= 0.4509 Gpoints/sec (45.0934 Gflops)</td>
</tr>
<tr>
<td>Signal to noise ratio on output sample: 136.689050 → PASSED</td>
</tr>
</tbody>
</table>

If an IP core version is not listed, the user guide for the previous IP core version applies.

<table>
<thead>
<tr>
<th>IP Core Version</th>
<th>User Guide</th>
</tr>
</thead>
<tbody>
<tr>
<td>1.0</td>
<td>OpenCL on the Intel PAC with Intel Arria 10 GX FPGA Quick Start User Guide</td>
</tr>
</tbody>
</table>

Intel Corporation. All rights reserved. Intel, the Intel logo, Altera, Arria, Cyclone, Enpirion, MAX, Nios, Quartus and Stratix words and logos are trademarks of Intel Corporation or its subsidiaries in the U.S. and/or other countries. Intel warrants performance of its FPGA and semiconductor products to current specifications in accordance with Intel's standard warranty, but reserves the right to make changes to any products and services at any time without notice. Intel assumes no responsibility or liability arising out of the application or use of any information, product, or service described herein except as expressly agreed to in writing by Intel. Intel customers are advised to obtain the latest version of device specifications before relying on any published information and before placing orders for products or services.

*Other names and brands may be claimed as the property of others.

<table>
<thead>
<tr>
<th>Document Version</th>
<th>Intel Acceleration Stack Version</th>
<th>Changes</th>
</tr>
</thead>
<tbody>
<tr>
<td>2018.11.02</td>
<td>1.1 Production (supported with Intel Quartus® Prime Pro Edition 17.1.1)</td>
<td>Added Configuring the OpenCL Driver topic to the Setting up the Host Machine chapter.</td>
</tr>
<tr>
<td>2018.08.06</td>
<td>1.1 Production (supported with Intel Quartus Prime Pro Edition 17.1.1)</td>
<td>Initial release.</td>
</tr>
</tbody>
</table>

Intel Corporation. All rights reserved. Intel, the Intel logo, Altera, Arria, Cyclone, Enpirion, MAX, Nios, Quartus and Stratix words and logos are trademarks of Intel Corporation or its subsidiaries in the U.S. and/or other countries. Intel warrants performance of its FPGA and semiconductor products to current specifications in accordance with Intel’s standard warranty, but reserves the right to make changes to any products and services at any time without notice. Intel assumes no responsibility or liability arising out of the application or use of any information, product, or service described herein except as expressly agreed to in writing by Intel. Intel customers are advised to obtain the latest version of device specifications before relying on any published information and before placing orders for products or services.

*Other names and brands may be claimed as the property of others.*
A. Disabling Non-Uniform Memory Access (NUMA) and DMA Worker Threads to Optimize PCIe Bandwidth

OpenCL transfers data from the host to the FPGA device using the DMA. By default, there is a DMA worker thread that performs the transaction and triggers a callback function when the transaction completes. The DMA worker thread tends to improve the overall performance by allowing the host program to continue working while the DMA transfer is in progress.

By default, the runtime uses `numactl` to keep the DMA worker thread on the same NUMA node as the main OpenCL thread. This reduces performance overhead associated with transferring data to a worker thread on a different node.

Although the defaults are intended to provide best performance, on some systems, users may want to disable the worker thread to improve PCIe bandwidth, or the NUMA affinity to allow the OS more freedom in scheduling threads.

To experiment with tuning the memory transfer performance, the OpenCL MMD provides two environment variables:

- **DISABLE_NUMA_AFFINITY_ENV**: Disables the settings of the CPU affinity. This allows the Operating System (OS) to schedule the DMA thread on any core. You can enable this environment variable by typing the following command:

  ```sh
  $ export DISABLE_NUMA_AFFINITY_ENV=yes
  ```

- **DISABLE_DMA_WORK_THREAD_ENV**: Disables the DMA worker thread entirely. This converts large data transfers into a blocking operation in the host code. You can enable this environment variable by typing the following command:

  ```sh
  $ export DISABLE_DMA_WORK_THREAD_ENV=yes
  ```