Intel® Quartus® Prime Pro Edition User Guide

Debug Tools

Updated for Intel® Quartus® Prime Design Suite: 19.3
1. System Debugging Tools Overview ................................................................. 7
   1.1. System Debugging Tools Portfolio ............................................................... 7
      1.1.1. System Debugging Tools Comparison ................................................... 7
      1.1.2. Suggested Tools for Common Debugging Requirements ....................... 8
      1.1.3. Debugging Ecosystem ......................................................................... 9
   1.2. Tools for Monitoring RTL Nodes ................................................................. 10
      1.2.1. Resource Usage .................................................................................. 10
      1.2.2. Pin Usage ......................................................................................... 12
      1.2.3. Usability Enhancements ..................................................................... 12
   1.3. Stimulus-Capable Tools ............................................................................. 13
      1.3.1. In-System Sources and Probes ............................................................. 13
      1.3.2. In-System Memory Content Editor ....................................................... 14
      1.3.3. System Console ................................................................................ 14
   1.4. Virtual JTAG Interface Intel FPGA IP ............................................................ 15
   1.5. System-Level Debug Fabric ......................................................................... 15
   1.6. SLD JTAG Bridge ....................................................................................... 16
      1.6.1. SLD JTAG Bridge Index ..................................................................... 16
      1.6.2. Instantiating the SLD JTAG Bridge Agent ............................................ 18
      1.6.3. Instantiating the SLD JTAG Bridge Host ............................................. 19
   1.7. Partial Reconfiguration Design Debugging ................................................... 20
      1.7.1. Debug Fabric for Partial Reconfiguration Designs .................................. 20
   1.8. System Debugging Tools Overview Revision History .................................... 21

2. Design Debugging with the Signal Tap Logic Analyzer ...................................... 22
   2.1. The Signal Tap Logic Analyzer ................................................................. 22
      2.1.1. Hardware and Software Requirements ............................................... 23
      2.1.2. Signal Tap Logic Analyzer Features and Benefits ................................. 23
      2.1.3. Backward Compatibility with Previous Versions of Intel Quartus Prime
      Software .................................................................................................. 24
   2.2. Signal Tap Logic Analyzer Task Flow Overview ........................................... 24
      2.2.1. Add the Signal Tap Logic Analyzer to Your Design ................................. 25
      2.2.2. Configure the Signal Tap Logic Analyzer .............................................. 25
      2.2.3. Define Trigger Conditions .................................................................. 26
      2.2.4. Compile the Design .......................................................................... 26
      2.2.5. Program the Target Device or Devices ............................................... 26
      2.2.6. Run the Signal Tap Logic Analyzer ...................................................... 26
      2.2.7. View, Analyze, and Use Captured Data ............................................... 27
   2.3. Configuring the Signal Tap Logic Analyzer .................................................. 27
      2.3.1. Assigning an Acquisition Clock ............................................................ 27
      2.3.2. Adding Signals to the Signal Tap File ................................................. 28
      2.3.3. Adding Signals with a Plug-In ............................................................ 31
      2.3.4. Specifying Sample Depth .................................................................. 31
      2.3.5. Capture Data to a Specific RAM Type ............................................... 32
      2.3.6. Select the Buffer Acquisition Mode ..................................................... 32
      2.3.7. Specifying Pipeline Settings ............................................................... 34
      2.3.8. Filtering Relevant Samples .................................................................. 35
      2.3.9. Manage Multiple Signal Tap Files and Configurations ......................... 42
2.14.2. Data Capture from the Command Line ...................................................... 99
2.15. Design Debugging with the Signal Tap Logic Analyzer Revision History ...........100

3. Quick Design Verification with Signal Probe .......................................................103
3.1. Debug Flow with Signal Probe and Rapid Recompile ..........................................103
3.1.1. Reserve Signal Probe Pins ...................................................................... 103
3.1.2. Compile the Design ............................................................................. 104
3.1.3. Assign Nodes to Signal Probe Pins ......................................................... 104
3.1.4. Recompile the Design ........................................................................... 104
3.1.5. Check Connection Table in Fitter Report ................................................. 105
3.2. Quick Design Verification with Signal Probe Revision History ....................... 106

4. In-System Debugging Using External Logic Analyzers ......................................... 107
4.1. About the Intel Quartus Prime Logic Analyzer Interface .................................... 107
4.2. Choosing a Logic Analyzer ..............................................................................108
4.2.1. Required Components ........................................................................... 108
4.3. Flow for Using the LAI ..................................................................................109
4.3.1. Defining Parameters for the Logic Analyzer Interface ................................ 110
4.3.2. Mapping the LAI File Pins to Available I/O Pins ....................................... 110
4.3.3. Mapping Internal Signals to the LAI Banks .............................................. 111
4.3.4. Compiling Your Intel Quartus Prime Project ............................................ 111
4.3.5. Programming Your Intel-Supported Device Using the LAI ......................... 112
4.4. Controlling the Active Bank During Runtime ................................................. 112
4.4.1. Acquiring Data on Your Logic Analyzer .................................................. 112
4.5. LAI Core Parameters .................................................................................... 113
4.6. In-System Debugging Using External Logic Analyzers Revision History ...........113

5. In-System Modification of Memory and Constants ............................................... 115
5.1. IP Cores Supporting ISMCE .......................................................................... 115
5.2. Debug Flow with the In-System Memory Content Editor .................................. 115
5.3. Enabling Runtime Modification of Instances in the Design ............................... 116
5.4. Programming the Device with the In-System Memory Content Editor ................ 116
5.5. Loading Memory Instances to the ISMCE .........................................................117
5.6. Monitoring Locations in Memory .................................................................... 118
5.7. Editing Memory Contents with the Hex Editor Pane ....................................... 120
5.8. Importing and Exporting Memory Files ..........................................................121
5.9. Access Two or More Devices ......................................................................... 121
5.10. Scripting Support ....................................................................................... 121
5.10.1. The insystem_memory_edit Tcl Package ................................................ 122
5.11. In-System Modification of Memory and Constants Revision History ...............122

6. Design Debugging Using In-System Sources and Probes ..................................... 124
6.1. Hardware and Software Requirements .............................................................126
6.2. Design Flow Using the In-System Sources and Probes Editor ............................ 126
6.2.1. Instantiating the In-System Sources and Probes IP Core ............................. 127
6.2.2. In-System Sources and Probes IP Core Parameters ....................................128
6.3. Compiling the Design .................................................................................... 128
6.4. Running the In-System Sources and Probes Editor ......................................... 128
6.4.1. In-System Sources and Probes Editor GUI ............................................ 129
6.4.2. Programming Your Device With JTAG Chain Configuration .......................129
6.4.3. Instance Manager ................................................................................... 129
1. System Debugging Tools Overview

This chapter provides a quick overview of the tools available in the Intel® Quartus® Prime system debugging suite and discusses the criteria for selecting the best tool for your debug requirements.

1.1. System Debugging Tools Portfolio

The Intel Quartus Prime software provides a portfolio of system debugging tools for real-time verification of your design.

System debugging tools provide visibility by routing (or “tapping”) signals in your design to debugging logic. The Compiler includes the debugging logic in your design and generates programming files that you download into the FPGA or CPLD for analysis.

Each tool in the system debugging portfolio uses a combination of available memory, logic, and routing resources to assist in the debugging process. Because different designs have different constraints and requirements, you can choose the tool that matches the specific requirements for your design, such as the number of spare pins available or the amount of logic or memory resources remaining in the physical device.

1.1.1. System Debugging Tools Comparison

Table 1. System Debugging Tools Portfolio

<table>
<thead>
<tr>
<th>Tool</th>
<th>Description</th>
<th>Typical Usage</th>
</tr>
</thead>
<tbody>
<tr>
<td>System Console</td>
<td>• Provides real-time in-system debugging capabilities.</td>
<td>You need to perform system-level debugging.</td>
</tr>
<tr>
<td></td>
<td>• Allows you to read from and write to Memory Mapped components in a system</td>
<td>For example, if you have an Avalon®-MM slave or Avalon-ST interfaces, you</td>
</tr>
<tr>
<td></td>
<td>without a processor or additional software</td>
<td>can debug the design at a transaction level.</td>
</tr>
<tr>
<td></td>
<td>• Communicates with hardware modules in a design through a Tcl interpreter.</td>
<td></td>
</tr>
<tr>
<td></td>
<td>• Allows you to take advantage of all the features of the Tcl scripting</td>
<td></td>
</tr>
<tr>
<td></td>
<td>language.</td>
<td></td>
</tr>
<tr>
<td></td>
<td>• Supports JTAG and TCP/IP connectivity.</td>
<td></td>
</tr>
<tr>
<td>Transceiver Toolkit</td>
<td>• Allows you to test and tune transceiver link signal quality through a</td>
<td>You need to debug or optimize signal integrity of a board layout even</td>
</tr>
<tr>
<td></td>
<td>combination of metrics.</td>
<td>before finishing the design.</td>
</tr>
<tr>
<td></td>
<td>• Auto Sweeping of physical medium attachment (PMA) settings help you</td>
<td></td>
</tr>
<tr>
<td></td>
<td>find optimal parameter values.</td>
<td></td>
</tr>
<tr>
<td>Signal Tap logic</td>
<td>• Uses FPGA resources.</td>
<td>You have spare on-chip memory and you want functional verification of a</td>
</tr>
<tr>
<td>analyzer</td>
<td>• Samples test nodes, and outputs the information to the Intel Quartus Prime</td>
<td>design running in hardware.</td>
</tr>
<tr>
<td></td>
<td>software for display and analysis.</td>
<td></td>
</tr>
</tbody>
</table>

continued...
Tool | Description | Typical Usage
--- | --- | ---
Signal Probe | Incrementally routes internal signals to I/O pins while preserving results from the last place-and-routed design. | You have spare I/O pins and you want to check the operation of a small set of control pins using either an external logic analyzer or an oscilloscope.

Logic Analyzer Interface (LAI) | • Multiplexes a larger set of signals to a smaller number of spare I/O pins. • Allows you to select which signals switch onto the I/O pins over a JTAG connection. | You have limited on-chip memory and a large set of internal data buses to verify using an external logic analyzer. Logic analyzer vendors, such as Tektronix® and Agilent®, provide integration with the tool to improve usability.

In-System Sources and Probes | Provides an easy way to drive and sample logic values to and from internal nodes using the JTAG interface. | You want to prototype the FPGA design using a front panel with virtual buttons.

In-System Memory Content Editor | Displays and allows you to edit on-chip memory. | You want to view and edit the contents of on-chip memory that is not connected to a Nios® II processor. You can also use the tool when you do not want to have a Nios II debug core in your system.

Virtual JTAG Interface | Allows you to communicate with the JTAG interface so that you can develop custom applications. | You want to communicate with custom signals in your design.

1.1.2. Suggested Tools for Common Debugging Requirements

Table 2. Tools for Common Debugging Requirements(1)

<table>
<thead>
<tr>
<th>Requirement</th>
<th>Signal Probe</th>
<th>Logic Analyzer Interface (LAI)</th>
<th>Signal Tap Logic Analyzer</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>More Data Storage</td>
<td>N/A</td>
<td>X</td>
<td>—</td>
<td>An external logic analyzer with the LAI tool allows you to store more captured data than the Signal Tap logic analyzer, because the external logic analyzer can provide access to a bigger buffer. The Signal Probe tool does not capture or store data.</td>
</tr>
<tr>
<td>Faster Debugging</td>
<td>X</td>
<td>X</td>
<td>—</td>
<td>You can use the LAI or the Signal Probe tool with external equipment, such as oscilloscopes and mixed signal oscilloscopes (MSOs). This ability provides access to timing mode, which allows you to debug combined streams of data.</td>
</tr>
<tr>
<td>Minimal Effect on Logic Design</td>
<td>X</td>
<td>X(2)</td>
<td>X(2)</td>
<td>The Signal Probe tool incrementally routes nodes to pins, with no effect on the design logic. The LAI adds minimal logic to a design, requiring fewer device resources. The Signal Tap logic analyzer has little effect on the design, because the Compiler considers the debug logic as a separate design partition.</td>
</tr>
<tr>
<td>Short Compile and Recompile Time</td>
<td>X</td>
<td>X(2)</td>
<td>X(2)</td>
<td>Signal Probe uses incremental routing to attach signals to previously reserved pins. This feature allows you to quickly recompile when you change the selection of source signals. The Signal Tap logic analyzer and the LAI can refit their own design partitions to decrease recompilation time.</td>
</tr>
</tbody>
</table>
| Sophisticated Triggering Capability | N/A | N/A | X | The triggering capabilities of the Signal Tap logic analyzer are comparable to commercial logic analyzers. | continued...
<table>
<thead>
<tr>
<th>Requirement</th>
<th>Signal Probe</th>
<th>Logic Analyzer Interface (LAI)</th>
<th>Signal Tap Logic Analyzer</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>Low I/O Usage</td>
<td>—</td>
<td>—</td>
<td>X</td>
<td>The Signal Tap logic analyzer does not require additional output pins. Both the LAI and Signal Probe require I/O pin assignments.</td>
</tr>
<tr>
<td>Fast Data Acquisition</td>
<td>N/A</td>
<td>—</td>
<td>X</td>
<td>The Signal Tap logic analyzer can acquire data at speeds of over 200 MHz. Signal integrity issues limit acquisition speed for external logic analyzers that use the LAI.</td>
</tr>
<tr>
<td>No JTAG Connection Required</td>
<td>X</td>
<td>—</td>
<td>X</td>
<td>Signal Probe and Signal Tap do not require a host for debugging purposes. A FPGA design with the LAI requires an active JTAG connection to a host running the Intel Quartus Prime software.</td>
</tr>
<tr>
<td>No External Equipment Required</td>
<td>—</td>
<td>—</td>
<td>X</td>
<td>The Signal Tap logic analyzer only requires a JTAG connection from a host running the Intel Quartus Prime software or the stand-alone Signal Tap logic analyzer. Signal Probe and the LAI require the use of external debugging equipment, such as multimeters, oscilloscopes, or logic analyzers.</td>
</tr>
</tbody>
</table>

Notes to Table:
1. • X indicates the recommended tools for the feature.
2. • — indicates that while the tool is available for that feature, that tool might not give the best results.
3. • N/A indicates that the feature is not applicable for the selected tool.

### 1.1.3. Debugging Ecosystem

The Intel Quartus Prime software allows you to use the debugging tools in tandem to exercise and analyze the logic under test and maximize closure.

A very important distinction in the system debugging tools is how they interact with the design. All debugging tools in the Intel Quartus Prime software allow you to read the information from the design node, but only a subset allow you to input data at runtime:

**Table 3. Classification of System Debugging Tools**

<table>
<thead>
<tr>
<th>Debugging Tool</th>
<th>Read Data from Design</th>
<th>Input Values into the Design</th>
<th>Comments</th>
</tr>
</thead>
<tbody>
<tr>
<td>Signal Tap logic analyzer,</td>
<td>Yes</td>
<td>No</td>
<td>General purpose troubleshooting tools optimized for probing signals in a register transfer level (RTL) netlist</td>
</tr>
<tr>
<td>Logic Analyzer Interface</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>Signal Probe</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>In-System Sources and Probes</td>
<td>Yes</td>
<td></td>
<td></td>
</tr>
<tr>
<td>Virtual JTAG Interface</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>System Console</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>Transceiver Toolkit</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>In-System Memory Content Editor</td>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>
Taken together, the set of on-chip debugging tools form a debugging ecosystem. The set of tools can generate a stimulus to and solicit a response from the logic under test, providing a complete solution.

**Figure 1.  Debugging Ecosystem at Runtime**

1.2. Tools for Monitoring RTL Nodes

The Signal Tap logic analyzer, Signal Probe, and LAI tools are useful for probing and debugging RTL signals at system speed. These general-purpose analysis tools enable you to tap and analyze any routable node from the FPGA.

- In cases when the design has spare logic and memory resources, the Signal Tap logic analyzer can providing fast functional verification of the design running on actual hardware.
- Conversely, if logic and memory resources are tight and you require the large sample depths associated with external logic analyzers, both the LAI and the Signal Probe tools simplify monitoring internal design signals using external equipment.

**Related Information**

- Quick Design Verification with Signal Probe on page 103
- Design Debugging with the Signal Tap Logic Analyzer on page 22
- In-System Debugging Using External Logic Analyzers on page 107

1.2.1. Resource Usage

The most important selection criteria for these three tools are the remaining resources on the device after implementing the design and the number of spare pins.

Evaluate debugging options early on in the design planning process to ensure that you support the appropriate options in the board, Intel Quartus Prime project, and design. Planning early can reduce debugging time, and eliminates last minute changes to accommodate debug methodologies.
1.2.1.1. Overhead Logic

Any debugging tool that requires a JTAG connection requires SLD infrastructure logic for communication with the JTAG interface and arbitration between instantiated debugging modules. This overhead logic uses around 200 logic elements (LEs), a small fraction of the resources available in any of the supported devices. All available debugging modules in your design share the overhead logic. Both the Signal Tap logic analyzer and the LAI use a JTAG connection.

1.2.1.1.1. For Signal Tap Logic Analyzer

The Signal Tap logic analyzer requires both logic and memory resources. The number of logic resources used depends on the number of signals tapped and the complexity of the trigger logic. However, the amount of logic resources that the Signal Tap logic analyzer uses is typically a small percentage of most designs.

A baseline configuration consisting of the SLD arbitration logic and a single node with basic triggering logic contains approximately 300 to 400 Logic Elements (LEs). Each additional node you add to the baseline configuration adds about 11 LEs. Compared with logic resources, memory resources are a more important factor to consider for your design. Memory usage can be significant and depends on how you configure your Signal Tap logic analyzer instance to capture data and the sample depth that your design requires for debugging. For the Signal Tap logic analyzer, there is the added benefit of requiring no external equipment, as all of the triggering logic and storage is on the chip.

1.2.1.1.2. For Signal Probe

The resource usage of Signal Probe is minimal. Because Signal Probe does not require a JTAG connection, logic and memory resources are not necessary. Signal Probe only requires resources to route internal signals to a debugging test point.

1.2.1.1.3. For Logic Analyzer Interface

The LAI requires a small amount of logic to implement the multiplexing function between the signals under test, in addition to the SLD infrastructure logic. Because no data samples are stored on the chip, the LAI uses no memory resources.
1.2.1.2. Resource Estimation

The resource estimation feature for the Signal Tap logic analyzer and the LAI allows you to quickly judge if enough on-chip resources are available before compiling the tool with your design.

Figure 3. Resource Estimator

1.2.2. Pin Usage

1.2.2.1. For Signal Tap Logic Analyzer

Other than the JTAG test pins, the Signal Tap logic analyzer uses no additional pins. All data is buffered using on-chip memory and communicated to the Signal Tap logic analyzer GUI via the JTAG test port.

1.2.2.2. For Signal Probe

The ratio of the number of pins used to the number of signals tapped for the Signal Probe feature is one-to-one. Because this feature can consume free pins quickly, a typical application for this feature is routing control signals to spare pins for debugging.

1.2.2.3. For Logic Analyzer Interface

The LAI can map up to 256 signals to each debugging pin, depending on available routing resources. The JTAG port controls the active signals mapped to the spare I/O pins. With these characteristics, the LAI is ideal for routing data buses to a set of test pins for analysis.

1.2.3. Usability Enhancements

The Signal Tap logic analyzer, Signal Probe, and LAI tools can be added to your existing design with minimal effects. With the node finder, you can find signals to route to a debugging module without making any changes to your HDL files. Signal Probe inserts signals directly from your post-fit database. The Signal Tap logic analyzer and LAI support inserting signals from both pre-synthesis and post-fit netlists.

1.2.3.1. Incremental Routing

Signal Probe uses the incremental routing feature. The incremental routing feature runs only the Fitter stage of the compilation. This leaves your compiled design untouched, except for the newly routed node or nodes. With Signal Probe, you can save as much as 90% compile time of a full compilation.
1.2.3.2. Automation Via Scripting

As another productivity enhancement, all tools in the on-chip debugging tool set support scripting via the `quartus_stp` Tcl package. For the Signal Tap logic analyzer and the LAI, scripting enables user-defined automation for data collection while debugging in the lab. The System Console includes a full Tcl interpreter for scripting.

1.2.3.3. Remote Debugging

You can perform remote debugging of a system with the Intel Quartus Prime software via the System Console. This feature allows you to debug equipment deployed in the field through an existing TCP/IP connection.

For information about setting up a Nios II system with the System Console to perform remote debugging, refer to Application Note 624.

**Related Information**

Application Note 624: Debugging with System Console over TCP/IP

1.3. Stimulus-Capable Tools

The In-System Memory Content Editor, In-System Sources and Probes, and Virtual JTAG interface enable you to use the JTAG interface as a general-purpose communication port.

Though you can use all three tools to achieve the same results, there are some considerations that make one tool easier to use in certain applications:

- The In-System Sources and Probes is ideal for toggling control signals.
- The In-System Memory Content Editor is useful for inputting large sets of test data.
- Finally, the Virtual JTAG interface is well suited for advanced users who want to develop custom JTAG solutions.

System Console provides system-level debugging at a transaction level, such as with Avalon-MM slave or Avalon-ST interfaces. You can communicate to a chip through JTAG and TCP/IP protocols. System Console uses a Tcl interpreter to communicate with hardware modules that you instantiate into your design.

1.3.1. In-System Sources and Probes

In-System Sources and Probes allow you to read and write to a design by accessing JTAG resources.

You instantiate an Intel FPGA IP into your HDL code. This Intel FPGA IP core contains source ports and probe ports that you connect to signals in your design, and abstracts the JTAG interface’s transaction details.

In addition, In-System Sources and Probes provide a GUI that displays source and probe ports by instance, and allows you to read from probe ports and drive to source ports. These features make this tool ideal for toggling a set of control signals during the debugging process.
1.3.1.1. Push Button Functionality

During the development phase of a project, you can debug your design using the In-System Sources and Probes GUI instead of push buttons and LEDs. Furthermore, In-System Sources and Probes supports a set of scripting commands for reading and writing using the Signal Tap logic analyzer. You can also build your own Tk graphical interfaces using the Toolkit API. This feature is ideal for building a virtual front panel during the prototyping phase of the design.

Related Information
Design Debugging Using In-System Sources and Probes on page 124

1.3.2. In-System Memory Content Editor

The In-System Memory Content Editor allows you to quickly view and modify memory content either through a GUI interface or through Tcl scripting commands. The In-System Memory Content Editor works by turning single-port RAM blocks into dual-port RAM blocks. One port is connected to your clock domain and data signals, and the other port is connected to the JTAG clock and data signals for editing or viewing.

Related Information
Signal Tap Scripting Support on page 98

1.3.2.1. Generate Test Vectors

Because you can modify a large set of data easily, a useful application for the In-System Memory Content Editor is to generate test vectors for your design. For example, you can instantiate a free memory block, connect the output ports to the logic under test (using the same clock as your logic under test on the system side), and create the glue logic for the address generation and control of the memory. At runtime, you can modify the contents of the memory using either a script or the In-System Memory Content Editor GUI and perform a burst transaction of the data contents in the modified RAM block synchronous to the logic being tested.

1.3.3. System Console

System Console is a framework that you can launch from the Intel Quartus Prime software to start services for performing various debugging tasks. System Console provides you with Tcl scripts and a GUI to access the Platform Designer system integration tool to perform low-level hardware debugging of your design, as well as identify a module by its path, and open and close a connection to a Platform Designer module. You can access your design at a system level for purposes of loading, unloading, and transferring designs to multiple devices. Also, System Console supports the Tk toolkit for building graphical interfaces.

Related Information
Analyzing and Debugging Designs with System Console on page 138
1.3.3.1. Test Signal Integrity

System Console also allows you to access commands that allow you to control how you generate test patterns, as well as verify the accuracy of data generated by test patterns. You can use JTAG debug commands in System Console to verify the functionality and signal integrity of your JTAG chain. You can test clock and reset signals.

1.3.3.2. Board Bring-Up and Verification

You can use System Console to access programmable logic devices on your development board, perform board bring-up, and perform verification. You can also access software running on a Nios II or Intel FPGA SoC processor, as well as access modules that produce or consume a stream of bytes.

1.3.3.3. Test Link Signal Integrity with Transceiver Toolkit

Transceiver Toolkit runs from the System Console framework, and allows you to run automatic tests of your transceiver links for debugging and optimizing your transceiver designs. You can use the Transceiver Toolkit GUI to set up channel links in your transceiver devices and change parameters at runtime to measure signal integrity. For selected devices, the Transceiver Toolkit can also run and display eye contour tests.

1.4. Virtual JTAG Interface Intel FPGA IP

The Virtual JTAG Interface Intel FPGA IP provides the finest level of granularity for manipulating the JTAG resource. This Intel FPGA IP allows you to build your own JTAG scan chain by exposing all of the JTAG control signals and configuring your JTAG Instruction Registers (IRs) and JTAG Data Registers (DRs). During runtime, you control the IR/DR chain through a Tcl API, or with System Console. This feature is meant for users who have a thorough understanding of the JTAG interface and want precise control over the number and type of resources used.

Related Information
- Virtual JTAG (altera_virtual_jtag) IP Core User Guide
- Virtual JTAG Interface (VJI) Intel FPGA IP
  In Intel Quartus Prime Help

1.5. System-Level Debug Fabric

During compilation, the Intel Quartus Prime generates the JTAG Hub to allow multiple instances of debugging tools in a design.

Most Intel FPGA on-chip debugging tools use the JTAG port to control and read-back data from debugging logic and signals under test. The JTAG Hub manages the sharing of JTAG resources.

Note: For System Console, you explicitly insert debug IP cores into the design to enable debugging.

The JTAG Hub appears in the project’s design hierarchy as a partition named auto_fab_<number>.
1.6. SLD JTAG Bridge

The SLD JTAG Bridge extends the debug fabric across partitions, allowing a higher-level partition (static region or root partition) to access debug signals in a lower-level partition (partial reconfiguration region or core partition).

This bridge consists of two IP components:

- **SLD JTAG Bridge Agent Intel FPGA IP**—Resides in the higher-level partition. Extends the JTAG debug fabric from a higher-level partition to a lower-level partition containing the SLD JTAG Bridge Host IP. You instantiate the SLD JTAG Bridge Agent IP in the higher-level partition.

- **SLD JTAG Bridge Host Intel FPGA IP**—Resides in the lower-level partition. Connects to the PR JTAG hub on one end, and to the SLD JTAG Bridge Agent on the higher-level partition.

Connects the JTAG debug fabric in a lower-level to a higher-level partition containing the SLD JTAG Bridge Agent IP. You instantiate the SLD JTAG Bridge Host IP in the lower-level partition.

**Figure 4.** Signals in a SLD JTAG Bridge

![Signals in a SLD JTAG Bridge](image)

For each PR region or reserved core partition you debug, you must instantiate one SLD JTAG Bridge Agent in the higher-level partition and one SLD JTAG Bridge Host in the lower-level partition.

### 1.6.1. SLD JTAG Bridge Index

The SLD JTAG Bridge Index uniquely identifies instances of the SLD JTAG Bridge present in a design. You can find information regarding the Bridge Index in the synthesis report.

The Intel Quartus Prime software supports multiple instances of the SLD JTAG Bridge in designs. The Compiler assigns an index number to distinguish each instance. The bridge index for the root partition is always None.

When configuring the Signal Tap logic analyzer for the root partition, set the **Bridge Index** value to **None** in the JTAG Chain Configuration window.
Figure 5. JTAG Chain Configuration Bridge Index

Figure 6. Design with Multiple SLD JTAG Bridges

Bridge Index Information in the Compilation Report

Following design synthesis, the Compilation Report lists the index numbers for the SLD JTAG Bridge Agents in the design. Open the Synthesis ➤ In-System Debugging ➤ JTAG Bridge Instance Agent Information report for details about how the bridge indexes are enumerated. The reports shows the hierarchy path and the associated index.

In the synthesis report (<base revision>.syn.rpt), this information appears in the table JTAG Bridge Agent Instance Information.
1.6.2. Instantiating the SLD JTAG Bridge Agent

To generate and instantiate the SLD JTAG Bridge Agent Intel FPGA IP:

1. On the IP Catalog (Tools ➤ IP Catalog), type SLD JTAG Bridge Agent.

Figure 8. Find in IP Catalog

2. Double click SLD JTAG Bridge Agent Intel FPGA IP.

3. In the Create IP Variant dialog box, type a file name, and then click Create.

Figure 9. Create IP Variant Dialog Box

The IP Parameter Editor Pro window shows the IP parameters. In most cases, you do not need to change the default values.
Figure 10.  SLD JTAG Bridge Agent Intel FPGA IP Parameters

4. Click **Generate HDL**.
5. When the generation completes successfully, click **Close**.
6. If you want an instantiation template, click **Generate ➤ Show Instantiation Template** in the IP Parameter Editor Pro.

### 1.6.3. Instantiating the SLD JTAG Bridge Host

To generate and instantiate the SLD JTAG Bridge Host Intel FPGA IP:

1. On the IP Catalog (**Tools ➤ IP Catalog**), type SLD JTAG Bridge Host.

Figure 11.  Find in IP Catalog

2. Double click **SLD JTAG Bridge Host Intel FPGA IP**.
3. In the **Create IP Variant** dialog box, type a file name, and then click **Create**.

Figure 12.  Create IP Variant Dialog Box
The **IP Parameter Editor Pro** window shows the IP parameters. In most cases, you do not need to change the default values.

**Figure 13. SLD JTAG Bridge Host Intel FPGA IP Parameters**

4. Click **Generate HDL**.
5. When the generation completes successfully, click **Close**.
6. If you want an instantiation template, click **Generate ➤ Show Instantiation Template** in the **IP Parameter Editor Pro**.

### 1.7. Partial Reconfiguration Design Debugging

The Signal Tap logic analyzer allows you to debug static or partial reconfiguration (PR) regions of a design. A PR region is an area of the device floorplan that you designate for partial reconfiguration. The remaining (non-PR) area of the device is the static region. If you only want to debug the static region, you can use the In-System Sources and Probes Editor, In-System Memory Content Editor, or JTAG Avalon Master Bridge.

**Related Information**

- [Debugging Partial Reconfiguration Designs with the Signal Tap Logic Analyzer](#) on page 82

#### 1.7.1. Debug Fabric for Partial Reconfiguration Designs

You must prepare the design for PR debug during the early planning stage, to ensure that you can debug the static as well as PR region.

On designs with Partial Reconfiguration, the Compiler generates centralized debug managers—or hubs—for each region (static and PR) that contains system level debug agents. Each hub handles the debug agents in its partition. In the design hierarchy, the hub corresponding to the static region is `auto_fab_0`.

To connect the hubs on parent and child partitions, you must instantiate one SLD JTAG Bridge for each PR region that you want to debug.

**Related Information**

- [Setting Up a Partial Reconfiguration Design for Debug](#) on page 83
- [Debugging Partial Reconfiguration Designs with the Signal Tap Logic Analyzer](#) on page 82
1.7.1.1. Generation of PR Debug Infrastructure

During compilation, the synthesis engine performs the following functions:

- Generates a main JTAG hub in the static region.
- If the static region contains Signal Tap instances, connects those instances to the main JTAG hub.
- Detects bridge agent and bridge host instances.
- Connects the SLD JTAG bridge agent instances to the main JTAG hub.
- For each bridge host instance in a PR region that contains a Signal Tap instance:
  - Generates a PR JTAG hub in the PR region.
  - Connects all Signal Tap instances in the PR region to the PR JTAG hub.
  - Detects instance of the SLD JTAG bridge host.
  - Connects the PR JTAG hub to the JTAG bridge host.

1.8. System Debugging Tools Overview Revision History

The following revision history applies to this chapter:

<table>
<thead>
<tr>
<th>Document Version</th>
<th>Intel Quartus Prime Version</th>
<th>Changes</th>
</tr>
</thead>
<tbody>
<tr>
<td>2019.09.30</td>
<td>19.3.0</td>
<td>Clarified meaning of PR and static regions in &quot;Partial Reconfiguration Design Debugging&quot; topic.</td>
</tr>
<tr>
<td></td>
<td></td>
<td>Removed references to Application Notes 693.</td>
</tr>
<tr>
<td>2018.09.24</td>
<td>18.1.0</td>
<td>Added figures about SLD JTAG Bridge.</td>
</tr>
<tr>
<td></td>
<td></td>
<td>Added information about block-based design.</td>
</tr>
<tr>
<td>2018.05.07</td>
<td>18.0.0</td>
<td>Moved here information about debug fabric on PR designs from the Design Debugging with the Signal Tap Logic Analyzer chapter.</td>
</tr>
<tr>
<td>2017.05.08</td>
<td>17.0.0</td>
<td>Combined Altera JTAG Interface and Required Arbitration Logic topics into a new updated topic named System-Level Debugging Infrastructure.</td>
</tr>
<tr>
<td></td>
<td></td>
<td>Added topic: Debug the Partial Reconfiguration Design with System Level Debugging Tools.</td>
</tr>
<tr>
<td>2016.10.31</td>
<td>16.1.0</td>
<td>Implemented Intel rebranding.</td>
</tr>
<tr>
<td>2015.11.02</td>
<td>15.1.0</td>
<td>Changed instances of Quartus II to Intel Quartus Prime.</td>
</tr>
<tr>
<td>June 2014</td>
<td>14.0.0</td>
<td>Added information that System Console supports the Tk toolkit.</td>
</tr>
<tr>
<td>November 2013</td>
<td>13.1.0</td>
<td>Dita conversion. Added link to Remote Debugging over TCP/IP for Altera SoC Application Note.</td>
</tr>
<tr>
<td>June 2012</td>
<td>12.0.0</td>
<td>Maintenance release.</td>
</tr>
<tr>
<td>November 2011</td>
<td>10.0.2</td>
<td>Maintenance release. Changed to new document template.</td>
</tr>
<tr>
<td>July 2010</td>
<td>10.0.0</td>
<td>Initial release</td>
</tr>
</tbody>
</table>

Related Information

Documentation Archive
For previous versions of the Intel Quartus Prime Handbook, search the documentation archives.
2. Design Debugging with the Signal Tap Logic Analyzer

2.1. The Signal Tap Logic Analyzer

The Signal Tap logic analyzer captures and displays real-time signal behavior in an FPGA design, allowing to examine the behavior of internal signals during normal device operation without the need for extra I/O pins or external lab equipment.

To facilitate the debugging process, you can save the captured data in device memory for later analysis. You can also filter data that is not relevant for debug by defining custom trigger-condition logic. The Signal Tap logic analyzer supports the highest number of channels, largest sample depth, and fastest clock speeds of any logic analyzer in the programmable logic market.

**Figure 14. Signal Tap logic analyzer Block Diagram**

The Signal Tap logic analyzer is available as a stand-alone package or with a software subscription.

**Note:**
The Intel Quartus Prime Pro Edition software uses a new methodology for settings and assignments. For example, Signal Tap assignments include only the instance name, not the entity:instance name. Refer to Migrating to Intel Quartus Prime Pro Edition for more information about migrating existing Signal Tap files (.stp) to Intel Quartus Prime Pro Edition.

**Related Information**
Migrating to Intel Quartus Prime Pro Edition
In Intel Quartus Prime Pro Edition User Guide: Getting Started
2.1.1. Hardware and Software Requirements

You need the following hardware and software to perform logic analysis with the Signal Tap logic analyzer:

- **Signal Tap logic analyzer**
  
  The following software includes the Signal Tap logic analyzer:
  
  - Intel Quartus Prime Design Software
  - Intel Quartus Prime Lite Edition
  
  Alternatively, use the Signal Tap logic analyzer standalone software and standalone Programmer software.

- **Download/upload cable**
- **Intel development kit or your design board with JTAG connection to device under test**

During data acquisition, the memory blocks in the device store the captured data, and then transfer the data to the logic analyzer over a JTAG communication cable, such as Intel FPGA Ethernet Cable or Intel FPGA Download Cable.

### 2.1.1.1. Opening the Standalone Signal Tap Logic Analyzer GUI

1. To open a new Signal Tap through the command-line, type:

   ```
   quartus_stpw <stp_file.stp>
   ```

2.1.2. Signal Tap Logic Analyzer Features and Benefits

<table>
<thead>
<tr>
<th>Feature</th>
<th>Benefit</th>
</tr>
</thead>
<tbody>
<tr>
<td>Quick access toolbar</td>
<td>Provides single-click operation of commonly-used menu items. You can hover over the icons to see tool tips.</td>
</tr>
<tr>
<td>Multiple logic analyzers in a single device</td>
<td>Allows you to capture data from multiple clock domains in a design at the same time.</td>
</tr>
<tr>
<td>Multiple logic analyzers in multiple devices in a single JTAG chain</td>
<td>Allows you to capture data simultaneously from multiple devices in a JTAG chain.</td>
</tr>
<tr>
<td>Nios II plug-in support</td>
<td>Allows you to specify nodes, triggers, and signal mnemonics for IP, such as the Nios II processor.</td>
</tr>
<tr>
<td>Up to 10 basic, comparison, or advanced trigger conditions for each analyzer instance</td>
<td>Allows you to send complex data capture commands to the logic analyzer, providing greater accuracy and problem isolation.</td>
</tr>
<tr>
<td>Power-up trigger</td>
<td>Captures signal data for triggers that occur after device programming, but before manually starting the logic analyzer.</td>
</tr>
<tr>
<td>Custom trigger HDL object</td>
<td>You can code your own trigger in Verilog HDL or VHDL and tap specific instances of modules located anywhere in the hierarchy of your design, without needing to manually route all the necessary connections. This simplifies the process of tapping nodes spread out across your design.</td>
</tr>
<tr>
<td>State-based triggering flow</td>
<td>Enables you to organize your triggering conditions to precisely define what your logic analyzer captures.</td>
</tr>
<tr>
<td>Incremental route with rapid recompile</td>
<td>Allows you to manually allocate trigger input, data input, storage qualifier input, and node count, and perform a full compilation to include the Signal Tap logic analyzer in your design. Then, you can continue...</td>
</tr>
<tr>
<td>Feature</td>
<td>Benefit</td>
</tr>
<tr>
<td>---------</td>
<td>---------</td>
</tr>
<tr>
<td><strong>Feature</strong></td>
<td><strong>Benefit</strong></td>
</tr>
<tr>
<td></td>
<td>selectively connect, disconnect, and swap to different nodes in your design. Use Rapid Recompile to perform incremental routing and gain a 2–4x speedup over the initial full compilation.</td>
</tr>
<tr>
<td>Flexible buffer acquisition modes</td>
<td>The buffer acquisition control allows you to precisely control the data that is written into the acquisition buffer. Both segmented buffers and non-segmented buffers with storage qualification allow you to discard data samples that are not relevant to the debugging of your design.</td>
</tr>
<tr>
<td>MATLAB* integration with included MEX function</td>
<td>Collects the data the Signal Tap logic analyzer captures into a MATLAB integer matrix.</td>
</tr>
<tr>
<td>Up to 2,048 channels per logic analyzer instance</td>
<td>Samples many signals and wide bus structures.</td>
</tr>
<tr>
<td>Up to 128K samples per instance</td>
<td>Captures a large sample set for each channel.</td>
</tr>
<tr>
<td>Fast clock frequencies</td>
<td>Synchronous sampling of data nodes using the same clock tree driving the logic under test.</td>
</tr>
<tr>
<td>Resource usage estimator</td>
<td>Provides an estimate of logic and memory device resources that the Signal Tap logic analyzer configurations use.</td>
</tr>
<tr>
<td>No additional cost</td>
<td>Intel Quartus Prime subscription and the Intel Quartus Prime Lite Edition include the Signal Tap logic analyzer.</td>
</tr>
<tr>
<td>Compatibility with other on-chip debugging utilities</td>
<td>You can use the Signal Tap logic analyzer in tandem with any JTAG-based on-chip debugging tool, such as an In-System Memory Content editor, allowing you to change signal values in real-time while you are running an analysis with the Signal Tap logic analyzer.</td>
</tr>
</tbody>
</table>
| Floating-Point Display Format | To enable, click **Edit ➤ Bus Display Format ➤ Floating-point**. Supports:  
- Double-precision floating-point format IEEE754 Double (64-bit). |

**Related Information**

System Debugging Tools Overview on page 7

**2.1.3. Backward Compatibility with Previous Versions of Intel Quartus Prime Software**

When you open an .stp file created in a previous version of Intel Quartus Prime software in a newer version of the software, the .stp file cannot be opened in a previous version of the Intel Quartus Prime software.

If you have an Intel Quartus Prime project file from a previous version of the software, you may have to update the .stp configuration file to recompile the project. You can update the configuration file by opening the Signal Tap logic analyzer. If you need to update your configuration, a prompt appears asking if you want to update the .stp to match the current version of the Intel Quartus Prime software.

**2.2. Signal Tap Logic Analyzer Task Flow Overview**

To use the Signal Tap logic analyzer to debug your design, you perform a number of tasks to add, configure, and run the logic analyzer.
2.2.1. Add the Signal Tap Logic Analyzer to Your Design

Create an .stp or create a parameterized HDL instance representation of the logic analyzer using the IP Catalog and parameter editor. If you want to monitor multiple clock domains simultaneously, add additional instances of the logic analyzer to your design, limited only by the available resources in your device.

2.2.2. Configure the Signal Tap Logic Analyzer

After you add the Signal Tap logic analyzer to your design, configure the logic analyzer to monitor the signals you want.

You can add signals manually or use a plug-in, such as the Nios II processor plug-in, to add entire sets of associated signals for a particular IP.

Specify settings for the data capture buffer, such as its size, the method in which the Signal Tap logic analyzer captures and stores the data. If your device supports memory type selection, you can specify the memory type to use for the buffer.
2.2.3. Define Trigger Conditions

By default, the Signal Tap logic analyzer captures data continuously while the logic analyzer is running. To capture and store specific signal data you can set up triggers that specify conditions to start or stop capturing data.

The Signal Tap logic analyzer allows you to define trigger conditions that range from very simple, such as the rising edge of a single signal, to very complex, involving groups of signals, extra logic, and multiple conditions. Power-Up Triggers allow you to capture data from trigger events occurring immediately after the device enters user-mode after configuration.

Related Information
Defining Triggers on page 44

2.2.4. Compile the Design

Once you configure the .stp file and define trigger conditions, compile your project including the logic analyzer in your design.

Related Information
Compiling the Design on page 68

2.2.5. Program the Target Device or Devices

When you debug a design with the Signal Tap Logic Analyzer, you can program a target device directly from the .stp without using the Intel Quartus Prime Programmer. You can also program multiple devices with different designs and simultaneously debug them.

Related Information
• Program the Target Device or Devices on page 72
• Manage Multiple Signal Tap Files and Configurations on page 42

2.2.6. Run the Signal Tap Logic Analyzer

In normal device operation, you control the logic analyzer through the JTAG connection, specifying when to start looking for trigger conditions to begin capturing data. With Runtime or Power-Up Triggers, read and transfer the captured data from the on-chip buffer to the .stp for analysis.

Related Information
Running the Signal Tap Logic Analyzer on page 73
2.2.7. View, Analyze, and Use Captured Data

The data you capture and read into the .stp file is available for analysis and debugging. You can save the data for later analysis, or convert the data to other formats for sharing and further study.

- To simplify reading and interpreting the signal data you capture, set up mnemonic tables, either manually or with a plug-in.
- To speed up debugging, use the Locate feature in the Signal Tap node list to find the locations of problem nodes in other tools in the Intel Quartus Prime software.

Related Information
View, Analyze, and Use Captured Data on page 77

2.3. Configuring the Signal Tap Logic Analyzer

You configure instances of the Signal Tap logic analyzer in the Signal Configuration pane of the Signal Tap logic analyzer window.

Figure 16. Signal Tap Logic Analyzer Signal Configuration Pane

2.3.1. Assigning an Acquisition Clock

To control how the Signal Tap Logic Analyzer acquires data you must assign a clock signal. The logic analyzer samples data on every positive (rising) edge of the acquisition clock. The logic analyzer does not support sampling on the negative (falling) edge of the acquisition clock.

You can use any signal in your design as the acquisition clock. However, for best results in data acquisition, use a global, non-gated clock that is synchronous to the signals under test. Using a gated clock as your acquisition clock can result in unexpected data that does not accurately reflect the behavior of your design. The Intel Quartus Prime static timing analysis tools show the maximum acquisition clock frequency at which you can run your design. To find the maximum frequency of the logic analyzer clock, refer to the Timing Analysis section of the Compilation Report.
Caution: Be careful when using a recovered clock from a transceiver as an acquisition clock for the Signal Tap Logic Analyzer. A recovered clock can cause incorrect or unexpected behavior, particularly when the transceiver recovered clock is the acquisition clock with the power-up trigger feature.

If you do not assign an acquisition clock in the Signal Tap Logic Analyzer Editor, Intel Quartus Prime software automatically creates a clock pin called `auto_stp_external_clk`. You must make a pin assignment to this pin, and make sure that a clock signal in your design drives the acquisition clock.

Related Information
- Adding Signals with a Plug-In on page 31
- Managing Device I/O Pins

2.3.2. Adding Signals to the Signal Tap File

Add the signals that you want to monitor to the `.stp` node list. You can also select signals to define triggers. You can assign the following two signal types:

- **Pre-synthesis**—These signals exist after design elaboration, but before any synthesis optimizations are done. This set of signals must reflect your Register Transfer Level (RTL) signals.
- **Post-fitting**—These signals exist after physical synthesis optimizations and place-and-route.

Intel Quartus Prime software does not limit the number of signals available for monitoring in the Signal Tap window waveform display. However, the number of channels available is directly proportional to the number of logic elements (LEs) or adaptive logic modules (ALMs) in the device. Therefore, there is a physical restriction on the number of channels that are available for monitoring. Signals shown in blue text are post-fit node names. Signals shown in black text are pre-synthesis node names.

Note: The Intel Quartus Prime Pro Edition software uses only the instance name, and not the entity name, in the form of:

```
a|b|c
```

```
not a_entity:a|b_entity:b|c_entity:c
```

After successful Analysis and Elaboration, invalid signals appear in red. Unless you are certain that these signals are valid, remove them from the `.stp` file for correct operation. The Signal Tap Status Indicator also indicates if an invalid node name exists in the `.stp` file.

You can tap signals if a routing resource (row or column interconnects) exists to route the connection to the Signal Tap instance. For example, you cannot tap signals that exist in the I/O element (IOE), because there are no direct routing resources from the signal in an IOE to a core logic element. For input pins, you can tap the signal that is driving a logic array block (LAB) from an IOE, or, for output pins, you can tap the signal from the LAB that is driving an IOE.
2.3.2.1. Pre-Synthesis Signals

When you add pre-synthesis signals, make all connections to the Signal Tap logic analyzer before synthesis. The Compiler allocates logic and routing resources to make the connection as if you changed your design files. For signals driving to and from IOEs, pre-synthesis signal names coincide with the pin's signal names.

2.3.2.2. Post-Fit Signals

When you tap post-fit signals, you are connecting to actual atoms in the post-fit netlist. You can only tap signals that exist in the post-fit netlist, and existing routing resources must be available.

In the case of post-fit output signals, tap the COMBOUT or REGOUT signal that drives the IOE block. For post-fit input signals, signals driving into the core logic coincide with the pin's signal name.

Note: Because NOT-gate push back applies to any register that you tap, the signal from the atom may be inverted. You can check this by locating the signal in either the Resource Property Editor or the Technology Map Viewer. You can also use the Technology Map viewer and the Resource Property Editor to find post-fit node names.

Related Information

Design Flow with the Netlist Viewers

2.3.2.2.1. Assigning Data Signals with the Technology Map Viewer

The Technology Map Viewer allows you to to add post-fit signal.

1. After compilation, launch the Technology Map Viewer from the Intel Quartus Prime software, by clicking Tools ➤ Netlist Viewers ➤ Technology Map Viewer (Post-Fitting).
2. Find the node that you want to tap.
3. Copy the node to either the active .stp for the design or a new .stp.

2.3.2.3. Signal Preservation

The Intel Quartus Prime software provides synthesis attributes that prevent the Compiler from performing optimizations on specific signals, allowing them to persist into the post-fit netlist.

The Intel Quartus Prime software optimizes the RTL signals during synthesis and place-and-route. RTL signal names may not appear in the post-fit netlist after optimizations.

The optimization attributes are:
- keep—Prevents removal of combinational signals during optimization.
- preserve—Prevents removal of registers during optimization.
However, preserving attributes can increase device resource utilization or decrease timing performance.

Preserving nodes is often necessary when you add groups of signals for an IP with a plug-in. If you are debugging an encrypted IP core, such as the Nios II CPU, you might need to preserve nodes from the core to keep available for debugging with the Signal Tap logic analyzer.

### 2.3.2.4. Node List Signal Use Options

When you add a signal to the node list, you can select options that specify how the logic analyzer uses the signal.

To prevent a signal from triggering the analysis, disable the signal's **Trigger Enable** option in the .stp file. This option is useful when you only want to see the signal's captured data.

You can turn off the ability to view data for a signal by disabling the **Data Enable** column in the .stp file. This option is useful when you want to trigger on a signal, but have no interest in viewing that signal's data.

**Related Information**

[Defining Triggers](#) on page 44

### 2.3.2.4.1. Disabling and Enabling a Signal Tap Instance

Disable and enable Signal Tap instances in the **Instance Manager** pane. Physically adding or removing instances requires recompilation after disabling and enabling a Signal Tap instance.

### 2.3.2.5. Signals Unavailable for Signal Tap Debugging

Not all the post-fitting signals in your design are available in the **Signal Tap: post-fitting filter** in the **Node Finder** dialog box.

You cannot tap any of the following signal types:

- **Post-fit output pins**—You cannot tap a post-fit output pin directly. To make an output signal visible, tap the register or buffer that drives the output pin. This includes pins defined as bidirectional.

- **Signals that are part of a carry chain**—You cannot tap the carry out (cout₀ or cout₁) signal of a logic element. Due to architectural restrictions, the carry out signal can only feed the carry in of another LE.

- **JTAG Signals**—You cannot tap the JTAG control (TCK, TDI, TDO, and TMS) signals.

- **ALTGX B IP core**—You cannot directly tap any ports of an ALTGX B instantiation.

- **LVDS**—You cannot tap the data output from a serializer/deserializer (SERDES) block.

- **DQ, DQS Signals**—You cannot directly tap the DQ or DQS signals in a DDR/DDRII design.
2.3.3. Adding Signals with a Plug-In

Instead of adding individual or grouped signals through the Node Finder, you can use a plug-in to add groups of relevant signals of a particular type of IP. Besides easy signal addition, plug-ins provide features such as pre-designed mnemonic tables, useful for trigger creation and data viewing, as well as the ability to disassemble code in captured data. The Signal Tap Logic Analyzer comes with one plug-in for the Nios II processor.

The Nios II plug-in, for example, creates one mnemonic table in the Setup tab and two tables in the Data tab:

- **Nios II Instruction (Setup tab)**—Capture all the required signals for triggering on a selected instruction address.

- **Nios II Instance Address (Data tab)**—Display address of executed instructions in hexadecimal format or as a programming symbol name if defined in an optional Executable and Linking Format (.elf) file.

- **Nios II Disassembly (Data tab)**—Display disassembled code from the corresponding address.

To add signals to the .stp file using a plug-in, perform the following steps after running Analysis and Elaboration on your design:

1. Right-click the node list. On the Add Nodes with Plug-In submenu, select the plug-in you want to use, such as the included plug-in named Nios II. The Select Hierarchy Level dialog box appears showing the IP hierarchy of your design. If the IP for the selected plug-in does not exist in your design, a message informs you that you cannot use the selected plug-in.

2. Select the IP that contains the signals you want to monitor with the plug-in, and click OK. If all the signals in the plug-in are available, a dialog box might appear, depending on the plug-in, where you can specify options for the plug-in.

3. With the Nios II plug-in, you can optionally select an .elf containing program symbols from your Nios II Integrated Development Environment (IDE) software design. Specify options for the selected plug-in, and click OK.

**Related Information**

- Defining Triggers on page 44
- View, Analyze, and Use Captured Data on page 27

2.3.4. Specifying Sample Depth

The Sample depth setting specifies the number of samples the Signal Tap logic analyzer captures and stores, for each signal in the captured data buffer.

To specify the sample depth:

1. Select the desired number in the Sample Depth drop-down menu.

   The sample depth ranges from 0 to 128K.

In cases with limited device memory resources, the design may not be able to compile due to the selected sample buffer size. Try reducing the sample depth to reduce resource usage.
2.3.5. Capture Data to a Specific RAM Type

You have the option to select the RAM type where the Signal Tap logic analyzer stores acquisition data. Once you allocate the Signal Tap logic analyzer buffer to a particular RAM block, the entire RAM block becomes a dedicated resource for the logic analyzer.

RAM selection allows you to preserve a specific memory block for your design, and allocate another portion of memory for Signal Tap logic analyzer data acquisition.

For example, if your design has an application that requires a large block of memory resources, such as a large instruction or data cache, you can use MLAB blocks for data acquisition and leave M20k blocks for the rest of your design.

To specify the RAM type to use for the Signal Tap logic analyzer buffer, go to the Signal Configuration pane in the Signal Tap window, and select one Ram type from the drop-down menu.

Use this feature only when the acquired data is smaller than the available memory of the RAM type that you selected. The amount of data appears in the Signal Tap resource estimator.

2.3.6. Select the Buffer Acquisition Mode

When you specify how the logic analyzer organizes the captured data buffer, you can potentially reduce the amount of memory that Signal Tap requires for data acquisition.

There are two types of acquisition buffer within the Signal Tap logic analyzer—a non-segmented (or circular) buffer and a segmented buffer.

- With a non-segmented buffer, the Signal Tap logic analyzer treats entire memory space as a single FIFO, continuously filling the buffer until the logic analyzer reaches a defined set of trigger conditions.
- With a segmented buffer, the memory space is split into separate buffers. Each buffer acts as a separate FIFO with its own set of trigger conditions, and behaves as a non-segmented buffer. Only a single buffer is active during an acquisition. The Signal Tap logic analyzer advances to the next segment after the trigger condition or conditions for the active segment has been reached.

When using a non-segmented buffer, you can use the storage qualification feature to determine which samples are written into the acquisition buffer. Both the segmented buffers and the non-segmented buffer with the storage qualification feature help you maximize the use of the available memory space.
Figure 17. Buffer Type Comparison in the Signal Tap Logic Analyzer

The figure illustrates the differences between the two buffer types.

Both non-segmented and segmented buffers can use a preset trigger position (Pre-Trigger, Center Trigger, Post-Trigger). Alternatively, you can define a custom trigger position using the **State-Based Triggering** tab. Refer to **Specify Trigger Position** for more details.

**Related Information**
- [Specify Trigger Position](#) on page 65
- [Filtering Relevant Samples](#) on page 35

### 2.3.6.1. Non-Segmented Buffer

The non-segmented buffer is the default buffer type in the Signal Tap Logic Analyzer.

At runtime, the logic analyzer stores data in the buffer until the buffer fills up. From that point on, new data overwrites the oldest data, until a specific trigger event occurs. The amount of data the buffer captures after the trigger event depends on the **Trigger position** setting:
- To capture most data before the trigger occurs, select **Post trigger position** from the list.
- To capture most data after the trigger, select **Pre trigger position**.
- To center the trigger position in the data, select **Center trigger position**.

Alternatively, use the custom State-based triggering flow to define a custom trigger position within the capture buffer.

**Related Information**
- [Specify Trigger Position](#) on page 65

### 2.3.6.2. Segmented Buffer

In a segmented buffer, the acquisition memory is split into segments of even size, and you define a set of trigger conditions for each segment. Each segment acts as a non-segmented buffer. A segmented buffer allows you to debug systems that contain relatively infrequent recurring events.

If you want to have separate trigger conditions for each of the segmented buffers, you must use the state-based trigger flow. The figure shows an example of a segmented buffer system.
Figure 18. System that Generates Recurring Events

In this design, you want to ensure that the correct data is written to the SRAM controller by monitoring the RDATA port whenever the address H'0F0F0F0F is sent into the RADDR port.

With the buffer acquisition feature, you can monitor multiple read transactions from the SRAM device without running the Signal Tap logic analyzer again, because you split the memory to capture the same event multiple times, without wasting allocated memory. The buffer captures as many cycles as the number of segments you define under the Data settings in the Signal Configuration pane.

To enable and configure buffer acquisition, select Segmented in the Signal Tap logic analyzer Editor and determine the number of segments to use. In the example in the figure, selecting sixty-four 64-sample segments allows you to capture 64 read cycles.

Related Information
Capturing Data Using Segmented Buffers on page 77

2.3.7. Specifying Pipeline Settings

The Pipeline factor setting indicates the number of pipeline registers that the Intel Quartus Prime software can add to boost the f\text{MAX} of the Signal Tap logic analyzer.

To specify the pipeline factor from the Signal Tap GUI:

- In the Signal Configuration pane, specify a pipeline factor ranging from 0 to 5. The default value is 0.

Note: Setting the pipeline factor does not guarantee an increase in f\text{MAX}, as the pipeline registers may not be in the critical paths.

Note: The Signal Tap Intel FPGA IP is not optimized for the Intel Stratix® 10 architecture.

2.3.7.1. Specifying Pipeline Settings from Platform Designer

The Pipeline factor setting indicates the number of pipeline registers that you can add to boost the f\text{MAX} of the Signal Tap logic analyzer.

Note: The Signal Tap Intel FPGA IP is not optimized for the Intel Stratix 10 architecture.

You can specify the pipeline factor in the Signal Configuration pane. The pipeline factor ranges from 0 to 5, with a default value of 0.
To specify the pipeline factor when you instantiate the Signal Tap logic analyzer component from the Platform Designer system:

1. Double-click **Signal Tap Logic Analyzer** component in the IP Catalog.
2. Specify the **Pipeline Factor**, along with other parameter values

**Figure 19. Specifying the Pipeline Factor from Platform Designer**

### 2.3.8. Filtering Relevant Samples

The Storage Qualifier feature allows you to filter out individual samples not relevant to debugging the design.

The Signal Tap logic analyzer offers a snapshot in time of the data stored in the acquisition buffers. By default, the Signal Tap logic analyzer writes into acquisition memory with data samples on every clock cycle. With a non-segmented buffer, there is one data window that represents a comprehensive snapshot of the data stream. Conversely, segmented buffers use several smaller sampling windows spread out over more time, with each sampling window representing a contiguous data set.

With analysis using acquisition buffers you can capture most functional errors in a chosen signal set, provided adequate trigger conditions and a generous sample depth for the acquisition. However, each data window can have a considerable amount of unnecessary data; for example, long periods of idle signals between data bursts. The default behavior in the Signal Tap logic analyzer doesn't discard the redundant sample bits.

The Storage Qualifier feature allows you to establish a condition that acts as a write enable to the buffer during each clock cycle of data acquisition, thus allowing a more efficient use of acquisition memory over a longer period of analysis.

Because you can create a discontinuity between any two samples in the buffer, the Storage Qualifier feature is equivalent to creating a custom segmented buffer in which the number and size of segment boundaries are adjustable.

**Note:** You can only use the Storage Qualifier feature with a non-segmented buffer. The IP Catalog flow only supports the Input Port mode for the Storage Qualifier feature.
Figure 20. Data Acquisition Using Different Modes of Controlling the Acquisition Buffer

Non-segmented Buffer (1)

Segmented Buffer (2)

Non-segmented Buffer with Storage Qualifier (3)

Notes to figure:
1. Non-segmented buffers capture a fixed sample window of contiguous data.
2. Segmented buffers divide the buffer into fixed sized segments, with each segment having an equal sample depth.
3. Storage Qualifier allows you to define a custom sampling window for each segment you create with a qualifying condition, thus potentially allowing a larger time scale of coverage.

There are six storage qualifier types available under the Storage Qualifier feature:
- **Continuous** (default) Turns the Storage Qualifier off.
- **Input port**
- **Transitional**
- **Conditional**
- **Start/Stop**
- **State-based**
Upon the start of an acquisition, the Signal Tap logic analyzer examines each clock cycle and writes the data into the buffer based upon the storage qualifier type and condition. Acquisition stops when a defined set of trigger conditions occur.

The Signal Tap logic analyzer evaluates trigger conditions independently of storage qualifier conditions.

Related Information
Define Trigger Conditions on page 26

2.3.8.1. Input Port Mode

When using the Input port mode, the Signal Tap logic analyzer takes any signal from your design as an input. During acquisition, if the signal is high on the clock edge, the Signal Tap logic analyzer stores the data in the buffer. If the signal is low on the clock edge, the logic analyzer ignores the data sample. If you don't specify an internal node, the logic analyzer creates and connects a pin to this input port.

If you are creating a Signal Tap logic analyzer instance through an .stp file, specify the storage qualifier signal using the input port field located on the Setup tab. You must specify this port for your project to compile.

If you use the IP parameter editor, the storage qualification input port, if specified, appears in the generated instantiation template. You can then connect this port to a signal in your RTL. If you enable the input port storage qualifier, it accepts a signal and predicates when signals are recorded into the acquisition buffer before or after the specified trigger condition has occurred. That is, the trigger you specify is responsible for triggering and moving the logic analyzer into the post-fill state. The input port storage qualifier signal you select controls the recording of samples.

The following example compares and contrasts two waveforms of the same data, one without storage qualifier enabled (Continuous means always record samples, effectively no storage qualifier), and the other with Input Port mode. The bottom signal in the waveform data_out[7] is used as the input port storage qualifier signal. The continuous mode waveform shows 01h, 07h, 0Ah, 0Bh, 0Ch, 0Dh, 0Eh, 0Fh, 10h as the sequence of data_out[7] bus values where the storage qualifier signal is asserted. The lower waveform for input port storage qualifier shows how this same traffic pattern of the data_out bus is recorded when you enable the input port storage qualifier. Values recorded are a repeating sequence of the 01h, 07h, 0Ah, 0Bh, 0Ch, 0Dh, 0Eh, 0Fh, 10h (same as continuous mode).
2.3.8.2. Transitional Mode

In Transitional mode, the logic analyzer monitors changes in a set of signals, and writes new data in the acquisition buffer only after detecting a change. You select the signals for monitoring using the check boxes in the Storage Qualifier column.

Figure 23. Transitional Storage Qualifier Setup

Figure 24. Comparing Continuous and Transitional Capture Mode in Data Acquisition of a Recurring Data Pattern

- Continuous:

- Transitional mode:
2.3.8.3. Conditional Mode

In Conditional mode, the Signal Tap logic analyzer determines whether to store a sample by evaluating a combinational function of predefined signals within the node list. The Signal Tap logic analyzer writes into the buffer during the clock cycles in which the condition you specify evaluates TRUE.

You can select either Basic AND, Basic OR, Comparison, or Advanced storage qualifier conditions. A Basic AND or Basic OR condition matches each signal to one of the following:

- Don’t Care
- Low
- High
- Falling Edge
- Rising Edge
- Either Edge

If you specify a Basic AND storage qualifier condition for more than one signal, the Signal Tap logic analyzer evaluates the logical AND of the conditions.

You can specify any other combinational or relational operators with the enabled signal set for storage qualification through advanced storage conditions.

You can define storage qualification conditions similar to the manner in which you define trigger conditions.

Figure 25. Conditional Storage Qualifier Setup

The figure details the conditional storage qualifier setup in the .stp file.
Figure 26. Comparing Continuous and Conditional Capture Mode in Data Acquisition of a Recurring Data Pattern

The data pattern is the same in both cases.

- Continuous sampling capture mode:

- Conditional sampling capture mode:

(1) Storage Qualifier condition is set up to evaluate data_out[6] AND data_out[7].

Related Information

- Basic Trigger Conditions on page 44
- Comparison Trigger Conditions on page 45
- Advanced Trigger Conditions on page 47

2.3.8.4. Start/Stop Mode

The Start/Stop mode uses two sets of conditions, one to start data capture and one to stop data capture. If the start condition evaluates to **TRUE**, Signal Tap Logic Analyzer stores the buffer data every clock cycle until the stop condition evaluates to **TRUE**, which then pauses the data capture. The Logic Analyzer ignores additional start signals received after the data capture starts. If both start and stop evaluate to **TRUE** at the same time, the Logic Analyzer captures a single cycle.

**Note:** You can force a trigger by pressing the **Stop** button if the buffer fails to fill to completion due to a stop condition.

Figure 27. Start/Stop Mode Storage Qualifier Setup
2.3.8.5. State-Based

The State-based storage qualification mode is part of the State-based triggering flow. The state based triggering flow evaluates a conditional language to define how the Signal Tap logic analyzer writes data into the buffer. With the State-based trigger flow, you have command over boolean and relational operators to guide the execution flow for the target acquisition buffer.

When you enable the storage qualifier feature for the State-based flow, two additional commands become available: start_store and stop_store. These commands are similar to the Start/Stop capture conditions. Upon the start of acquisition, the Signal Tap logic analyzer doesn't write data into the buffer until a start_store action is performed. The stop_store command pauses the acquisition. If both start_store and stop_store actions occur within the same clock cycle, the logic analyzer stores a single sample into the acquisition buffer.

Related Information
State-Based Triggering on page 58

2.3.8.6. Showing Data Discontinuities

When you turn on Record data discontinuities, the Signal Tap Logic Analyzer marks the samples during which the acquisition paused from a storage qualifier. This marker is displayed in the waveform viewer after acquisition completes.

2.3.8.7. Disable Storage Qualifier

You can quickly turn off the storage qualifier with the Disable Storage Qualifier option, and perform a continuous capture. This option is run-time reconfigurable. Changing storage qualifier mode from the Type field requires a recompilation of the project.
2.3.9. Manage Multiple Signal Tap Files and Configurations

You can debug different blocks in your design by grouping related monitoring signals. Likewise, you can use a group of signals to define multiple trigger conditions. Each combination of signals, capture settings, and trigger conditions determines a debug configuration, and one configuration can have zero or more associated data logs.

Signal Tap logic analyzer allows you to save debug configurations in more than one .stp file. Alternatively, you can embed multiple configurations within the same .stp file, and use the Data Log as a managing tool.

Note: Each .stp file is associated with a programming (.sof) file. To function correctly, the settings in the .stp file you use at runtime must match Signal Tap settings in the .sof file you use to program the device.

2.3.9.1. Data Log Pane

The Data Log pane displays all Signal Tap configurations and data capture results stored within a single .stp file.

- To save the current configuration or capture in the Data Log—and .stp file, click Edit ➤ Save to Data Log.
- To generate a log entry after every data capture, click Edit ➤ Enable Data Log. Alternatively, check the box at the top of the Data Log pane.

The Data Log displays its contents in a tree hierarchy. The active items display a different icon.

Table 4. Data Log Items

<table>
<thead>
<tr>
<th>Item</th>
<th>Icon</th>
<th>Contains one or more</th>
<th>Comments</th>
</tr>
</thead>
<tbody>
<tr>
<td>Instance</td>
<td></td>
<td></td>
<td>Signal Set</td>
</tr>
<tr>
<td>Signal Set</td>
<td></td>
<td></td>
<td>Trigger</td>
</tr>
<tr>
<td>Trigger</td>
<td></td>
<td></td>
<td>Capture Log</td>
</tr>
<tr>
<td>Capture Log</td>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

The name on each entry displays the wall-clock time when Signal Tap logic analyzer triggered, and the time elapsed from start acquisition to trigger activation. You can rename entries so they make sense to you.
To switch between configurations, double-click an entry in the Data Log. As a result, the **Setup** tab updates to display the active signal list and trigger conditions.

**Example 1. Simple Data Log**

On this example, the Data Log displays one instance with three signal set configurations.

![Simple Data Log](image)

### 2.3.9.2. SOF Manager

The SOF Manager is in the **JTAG Chain Configuration** pane.

With the SOF Manager you can embed multiple SOFs into one `.stp` file. This action lets you move the `.stp` file to a different location, either on the same computer or across a network, without including the associated `.sof` separately. To embed a new SOF in the `.stp` file, click the **Attach SOF File** icon.

![SOF Manager](image)

As you switch between configurations in the Data Log, you can extract the SOF that is compatible with that configuration.

To download the new SOF to the FPGA, click the Program Device icon in the SOF Manager, after ensuring that the configuration of your `.stp` matches the design programmed into the target device.

**Related Information**

- Data Log Pane on page 42
2.4. Defining Triggers

At runtime the Signal Tap logic analyzer continuously samples activity from the monitored signals. A trigger activates—that is, the logic analyzer stops and displays the data—when the monitored signals reach the condition or set of conditions that you specify. You specify trigger conditions in the Signal Tap logic analyzer Signal Configuration pane.

2.4.1. Basic Trigger Conditions

If you select the Basic AND or Basic OR trigger type, you must specify the trigger pattern for each signal you added in the .stp. To specify the trigger pattern, right-click the Trigger Conditions column and click the desired pattern. Set the trigger pattern to any of the following conditions:

- Don't Care
- Low
- High
- Falling Edge
- Rising Edge
- Either Edge

For buses, type a pattern in binary, or right-click and select Insert Value to enter the pattern in other number formats. Note that you can enter X to specify a set of “don’t care” values in either your hexadecimal or your binary string. For signals in the .stp file that have an associated mnemonic table, you can right-click and select an entry from the table to specify pre-defined conditions for the trigger.

When you add signals through plug-ins, you can create basic triggers using predefined mnemonic table entries. For example, with the Nios II plug-in, if you specify an .elf file from your Nios II IDE design, you can type the name of a function from your Nios II code. The logic analyzer triggers when the Nios II instruction address matches the address of the code function name that you specify.

Data capture stops and the Logic Analyzer stores the data in the buffer when the logical AND of all the signals for a given trigger condition evaluates to TRUE.

Related Information

View, Analyze, and Use Captured Data on page 77

2.4.1.1. Using the Basic OR Trigger Condition with Nested Groups

When you specify a set of signals as a nested group (group of groups) with the Basic OR trigger type, Signal Tap Logic Analyzer generates an advanced trigger condition. This condition sorts signals within groups to minimize the need to recompile your design. As long as the parent-child relationships of nodes are kept constant, the advanced trigger condition does not change. You can modify the sibling relationships of nodes and not need to recompile your design.
The evaluation precedence of a nested trigger condition starts at the bottom-level with the leaf-groups. The Logic Analyzer uses the resulting logic value to compute the parent group’s logic value. If you manually set the value of a group, the logic value of the group’s members doesn’t influence the result of the group trigger. To create a nested trigger condition:

1. Select Basic OR under Trigger Conditions.
2. In the Setup tab, select several nodes. Include groups in your selection.
3. Right-click the Setup tab and select Group.
4. Select the nested group and right-click to set a group trigger condition that applies the reduction AND, OR, NAND, NOR, XOR, XNOR, or logical TRUE or FALSE.

Note: You can only select OR and AND group trigger conditions for bottom-level groups (groups with no groups as children).

Figure 30. Applying Trigger Condition to Nested Group

2.4.2. Comparison Trigger Conditions

The Comparison trigger allows you to compare multiple grouped bits of a bus to an expected integer value by specifying simple comparison conditions on the bus node. The Comparison trigger preserves all the trigger conditions that the Basic OR trigger includes. You can use the Comparison trigger in combination with other triggers. You can also switch between Basic OR trigger and Comparison trigger at run-time, without the need for recompilation.

Signal Tap Logic Analyzer supports the following types of Comparison trigger conditions:

- **Single-value comparison**—compares a bus node’s value to a numeric value that you specify. Use one of these operands for comparison: >, >=, ==, <=, <. Returns 1 when the bus node matches the specified numeric value.
- **Interval check**—verifies whether a bus node’s value confines to an interval that you define. Returns 1 when the bus node’s value lies within the specified bounded interval.
Follow these rules when using the **Comparison** trigger condition:

- Apply the **Comparison** trigger only to bus nodes consisting of leaf nodes.
- Do not form sub-groups within a bus node.
- Do not enable or disable individual trigger nodes within a bus node.
- Do not specify comparison values (in case of single-value comparison) or boundary values (in case of interval check) exceeding the selected node’s bus-width.

### 2.4.2.1. Specifying the Comparison Trigger Conditions

Follow these steps to specify the **Comparison** trigger conditions:

1. From the **Setup** tab, select **Comparison** under **Trigger Conditions**.
2. Right-click the node in the trigger editor, and select **Compare**.

**Figure 31. Selecting the Comparison Trigger Condition**

3. Select the **Comparison type** from the Compare window.
   - If you choose **Single-value comparison** as your comparison type, specify the operand and value.
   - If you choose **Interval check** as your comparison type, provide the lower and upper bound values for the interval.

You can also specify if you want to include or exclude the boundary values.
Figure 32. Specifying the Comparison Values

- Compares the bus node's value to a specified numeric value
- Verifies whether the bus node's value confines to a specified bounded interval
- Specify inclusion or exclusion of boundary values

4. Click OK. The trigger editor displays the resulting comparison expression in the group node condition text box.

   Note: You can modify the comparison condition in the text box with a valid expression.

Figure 33. Resulting Comparison Condition in Text Box

2.4.3. Advanced Trigger Conditions

To capture data for a given combination of conditions, build an advanced trigger. The Signal Tap logic analyzer provides the Advanced Trigger tab, which helps you build a complex trigger expression using a GUI.

Open the Advanced Trigger tab by selecting Advanced in the Trigger Conditions drop-down menu.
To build a complex trigger condition in an expression tree, drag-and-drop operators from the **Object Library** pane and the **Node List** pane into the **Advanced Trigger Configuration Editor** window.

To configure the operators’ settings, double-click or right-click the operators that you placed and click **Properties**.

### Table 5. Advanced Triggering Operators

<table>
<thead>
<tr>
<th>Category</th>
<th>Name</th>
</tr>
</thead>
<tbody>
<tr>
<td>Signal Detection</td>
<td>Edge and Level Detector</td>
</tr>
<tr>
<td>Input Objects</td>
<td>Bit</td>
</tr>
<tr>
<td></td>
<td>Bit Value</td>
</tr>
<tr>
<td></td>
<td>Bus</td>
</tr>
<tr>
<td></td>
<td>Bus Value</td>
</tr>
<tr>
<td>Comparison</td>
<td>Less Than</td>
</tr>
<tr>
<td></td>
<td>Less Than or Equal To</td>
</tr>
<tr>
<td></td>
<td>Equality</td>
</tr>
<tr>
<td></td>
<td>Inequality</td>
</tr>
<tr>
<td></td>
<td>Greater Than or Equal To</td>
</tr>
<tr>
<td></td>
<td>Greater Than</td>
</tr>
<tr>
<td>Bitwise</td>
<td>Bitwise Complement</td>
</tr>
<tr>
<td></td>
<td>Bitwise AND</td>
</tr>
<tr>
<td></td>
<td>Bitwise OR</td>
</tr>
<tr>
<td></td>
<td>Bitwise XOR</td>
</tr>
<tr>
<td>Logical</td>
<td>Logical NOT</td>
</tr>
<tr>
<td></td>
<td>Logical AND</td>
</tr>
<tr>
<td></td>
<td>Logical OR</td>
</tr>
<tr>
<td></td>
<td>Logical XOR</td>
</tr>
<tr>
<td>Reduction</td>
<td>Reduction AND</td>
</tr>
<tr>
<td></td>
<td>Reduction OR</td>
</tr>
<tr>
<td></td>
<td>Reduction XOR</td>
</tr>
<tr>
<td>Shift</td>
<td>Left Shift</td>
</tr>
</tbody>
</table>

*continued...*
Adding many objects to the Advanced Trigger Condition Editor can make the work space cluttered and difficult to read. To keep objects organized while you build your advanced trigger condition, use the shortcut menu and select **Arrange All Objects**. Alternatively, use the **Zoom-Out** command to fit more objects into the Advanced Trigger Condition Editor window.

### 2.4.3.1. Examples of Advanced Triggering Expressions

The following examples show how to use Advanced Triggering:

**Figure 36. Bus outa Is Greater Than or Equal to Bus outb**

Trigger when bus *outa* is greater than or equal to *outb*.

**Figure 37. Enable Signal Has a Rising Edge**

Trigger when bus *outa* is greater than or equal to bus *outb*, and when the enable signal has a rising edge.
2.4.4. Custom Trigger HDL Object

Signal Tap logic analyzer allows you to use your own HDL module to create a custom trigger condition. You can use the Custom Trigger HDL object to simulate your triggering logic and ensure that the logic itself is not faulty. Additionally, you can tap instances of modules anywhere in the hierarchy of your design, without having to manually route all the necessary connections.

The Custom Trigger HDL object appears in the Object Library pane of the Advanced Trigger editor.

2.4.4.1. Using the Custom Trigger HDL Object

To define a custom trigger flow:

1. Select the trigger you want to edit.
2. Open the Advanced Trigger tab by selecting Advanced in the Trigger Conditions drop-down menu.
3. Add to your project the HDL source file that contains the trigger module using the Project Navigator.
   — Alternatively, append the HDL for your trigger module to a source file already included in the project.
4. Implement the inputs and outputs that your Custom Trigger HDL module requires.
5. Drag in your Custom Trigger HDL object and connect the object’s data input bus and result output bit to the final trigger result.

6. Right-click your Custom Trigger HDL object and configure the object’s properties.

7. Compile your design.
8. Acquire data with Signal Tap using your custom Trigger HDL object.
Example 2.  Verilog HDL Triggers

The following trigger uses configuration bitstream:

```verilog
module test_trigger
(
  input acq_clk, reset,
  input[3:0] data_in,
  input[1:0] pattern_in,
  output reg trigger_out
);
always @(pattern_in) begin
  case (pattern_in)
    2'b00: trigger_out = &data_in;
    2'b01: trigger_out = |data_in;
    2'b10: trigger_out = 1'b0;
    2'b11: trigger_out = 1'b1;
  endcase
end
endmodule
```

This trigger does not have configuration bitstream:

```verilog
module test_trigger_no_bs
(
  input acq_clk, reset,
  input[3:0] data_in,
  output reg trigger_out
);
assign trigger_out = &data_in;
endmodule
```

2.4.4.2. Required Inputs and Outputs of Custom Trigger HDL Module

Table 6.  Custom Trigger HDL Module Required Inputs and Outputs

<table>
<thead>
<tr>
<th>Name</th>
<th>Description</th>
<th>Input/Output</th>
<th>Required/ Optional</th>
</tr>
</thead>
<tbody>
<tr>
<td>acq_clk</td>
<td>Acquisition clock that Signal Tap uses</td>
<td>Input</td>
<td>Required</td>
</tr>
<tr>
<td>reset</td>
<td>Reset that Signal Tap uses when restarting a capture.</td>
<td>Input</td>
<td>Required</td>
</tr>
<tr>
<td>data_in</td>
<td>• Data input you connect in the Advanced Trigger editor.</td>
<td>Input</td>
<td>Required</td>
</tr>
<tr>
<td></td>
<td>• Data your module uses to trigger.</td>
<td></td>
<td></td>
</tr>
<tr>
<td>pattern_in</td>
<td>• Module’s input for the configuration bitstream property.</td>
<td>Input</td>
<td>Optional</td>
</tr>
<tr>
<td></td>
<td>• Runtime configurable property that you can set from Signal Tap GUI to change the behavior of your trigger logic.</td>
<td></td>
<td></td>
</tr>
<tr>
<td>trigger_out</td>
<td>Output signal of your module that asserts when trigger conditions met.</td>
<td>Output</td>
<td>Required</td>
</tr>
</tbody>
</table>
2.4.4.3. Custom Trigger HDL Module Properties

Table 7. Custom Trigger HDL Module Properties

<table>
<thead>
<tr>
<th>Property</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>Custom HDL Module Name</td>
<td>Module name of the triggering logic.</td>
</tr>
</tbody>
</table>
| Configuration Bitstream   | • Allows to create trigger logic that you can configure at runtime, based upon
  the value of the configuration bitstream.                                   |
  |                           | • The Signal Tap logic analyzer reads the configuration bitstream property as |
  |                           |   binary, therefore the bitstream must contain only the characters 1 and 0.   |
  |                           | • The bit-width (number of 1s and 0s) must match the pattern_in bit width.   |
  |                           | • A blank configuration bitstream implies that the module does not have a     |
  |                           |   pattern_in input.                                                         |
| Pipeline                  | Specifies the number of pipeline stages in the triggering logic. For example,
  |                           |   if after receiving a triggering input the LA needs three clock cycles      |
  |                           |   to assert the trigger output, you can denote a pipeline value of three.    |

2.4.5. Trigger Condition Flow Control

The Trigger Condition Flow allows you to define the relationship between a set of triggering conditions. Signal Tap Logic Analyzer Signal Configuration pane offers two flow control mechanisms for organizing trigger conditions:

- **Sequential Triggering**—default triggering flow. Sequential triggering allows you to define up to 10 triggering levels that must be satisfied before the acquisition buffer finishes capturing.
- **State-Based Triggering**—gives the greatest control over your acquisition buffer. Custom-based triggering allows you to organize trigger conditions into states based on a conditional flow that you define.

You can use sequential or state based triggering with either a segmented or a non-segmented buffer.

2.4.5.1. Sequential Triggering

When you specify a sequential trigger the Signal Tap logic analyzer sequentially evaluates each the conditions. The sequential triggering flow allows you to cascade up to 10 levels of triggering conditions.

When the last triggering condition evaluates to TRUE, the Signal Tap logic analyzer starts the data acquisition. For segmented buffers, every acquisition segment after the first starts on the last condition that you specified. The Simple Sequential Triggering feature allows you to specify basic triggers, comparison triggers, advanced triggers, or a mix of all three.
Figure 43. **Sequential Triggering Flow**

The figure illustrates the simple sequential triggering flow for non-segmented and segmented buffers.

Non Segmented Buffer

\[ n \leq 10 \]

Segmented Buffer

Notes to figure:

1. The acquisition buffer starts capture when all \( n \) triggering levels are satisfied, where \( n \leq 10 \).

The Signal Tap logic analyzer considers external triggers as level 0, evaluating external triggers before any other trigger condition.

2.4.5.1.1. Configuring the Sequential Triggering Flow

To configure Signal Tap Logic Analyzer for sequential triggering:

1. On **Trigger Flow Control**, select **Sequential**
2. On **Trigger Conditions**, select the number of trigger conditions from the drop-down list.
   
   The **Node List** pane now displays the same number of trigger condition columns.
3. Configure each trigger condition in the **Node List** pane.

   You can enable/disable any trigger condition from the column header.

Figure 44. **Sequential Triggering Flow Configuration**
2.4.5.1.2. Trigger that Skips Clock Cycles after Hitting Condition

Example 3. Trigger flow description that skips three clock cycles of samples after hitting condition 1

Code:

State 1: ST1
   start_store
   if ( condition1 )
   begin
      stop_store;
      goto ST2;
   end
State 2: ST2
   if (c1 < 3)
      increment c1;  //skip three clock cycles; c1 initialized to 0
   else if (c1 == 3)
      begin
         start_store;  //start_store necessary to enable writing to finish
         trigger;
      end

The figures show the data transaction on a continuous capture and the data capture when you apply the Trigger flow description.

Figure 45. Continuous Capture of Data Transaction

Figure 46. Capture of Data Transaction with Trigger Flow Description Applied
2.4.5.1.3. Storage Qualification with Post-Fill Count Value Less than m

Example 4. Real data acquisition of the previous scenario

Figure 47. Storage Qualification with Post-Fill Count Value Less than m (Acquisition Successfully Completes)

The data capture finishes successfully. It uses a buffer with a sample depth of 64, \( m = n = 10 \), and post-fill count = 5.
Figure 48. **Storage Qualification with Post-Fill Count Value Greater than m (Acquisition Indefinitely Paused)**

The logic analyzer pauses indefinitely, even after a trigger condition occurs due to a `stop_store` condition. This scenario uses a sample depth of 64, with \( m = n = 10 \) and `post-fill count = 15`.

![Logic Analyzer Status and Current Value](image)

- Status bar and current value fields provide real-time status of the data acquisition.
- Flags added to trigger flow description to help gauge execution during runtime.

Figure 49. **Waveform After Forcing the Analysis to Stop**

![Waveform Diagram](image)
The combination of using counters, Boolean and relational operators in conjunction with the start_store and stop_store commands can give a clock-cycle level of resolution to controlling the samples that are written into the acquisition buffer.

### 2.4.5.2. State-Based Triggering

With state-based triggering, a state diagram organizes the events that trigger the acquisition buffer. The states capture all actions that the acquisition buffer performs, and each state contains conditional expressions that define transition conditions.

Custom state-based triggering grants control over triggering condition arrangement. Because the logic analyzer only captures samples of interest, custom state-based triggering allows for more efficient use of the space available in the acquisition buffer.

To help you describe the relationship between triggering conditions, the state-based triggering flow provides tooltips within the flow GUI. Additionally, you can use the Signal Tap Trigger Flow Description Language, which is based upon conditional expressions.

**Figure 50. State-Based Triggering Flow**

Notes to figure:

1. You can define up to 20 different states.
2. The logic analyzer evaluates external trigger inputs that you define before any conditions in the custom state-based triggering flow.

Each state allows you to define a set of conditional expressions. Conditional expressions are Boolean expressions that depend on a combination of triggering conditions, counters, and status flags. You configure the triggering conditions within the **Setup** tab. The Signal Tap logic analyzer custom-based triggering flow provides counters and status flags.

Within each conditional expression you define a set of actions. Actions include triggering the acquisition buffer to stop capture, a modification to either a counter or status flag, or a state transition.

Trigger actions can apply to either a single segment of a segmented acquisition buffer or to the entire non-segmented acquisition buffer. Each trigger action provides an optional count that specifies the number of samples the buffer captures before the logic analyzer stops acquisition of the current segment. The count argument allows you to control the amount of data the buffer captures before and after a triggering event occurs.
Resource manipulation actions allow you to increment and decrement counters or set and clear status flags. The logic analyzer uses counter and status flag resources as optional inputs in conditional expressions. Counters and status flags are useful for counting the number of occurrences of certain events and for aiding in triggering flow control.

The state-based triggering flow allows you to capture a sequence of events that may not necessarily be contiguous in time. For example, a communication transaction between two devices that includes a hand shaking protocol containing a sequence of acknowledgments.

### 2.4.5.2.1. State-Based Triggering Flow Tab

The **State-Based Trigger Flow** tab is the control interface for the custom state-based triggering flow.

This tab is only available when you select **State-Based** on the **Trigger Flow Control** list. If you specify **Trigger Flow Control** as **Sequential**, the **State-Based Trigger Flow** tab is not visible.

![State-Based Triggering Flow Tab](image)

The **State-Based Trigger Flow** tab contains three panes:

**State Diagram Pane**

The **State Diagram** pane provides a graphical overview of your triggering flow. This pane displays the number of available states and the state transitions. To adjust the number of available states, use the menu above the graphical overview.
State Machine Pane

The **State Machine** pane contains the text entry boxes where you define the triggering flow and actions associated with each state.

- You can define the triggering flow using the Signal Tap Trigger Flow Description Language, a simple language based on "if-else" conditional statements.
- Tooltips appear when you move the mouse over the cursor, to guide command entry into the state boxes.
- The GUI provides a syntax check on your flow description in real-time and highlights any errors in the text flow.

The State Machine description text boxes default to show one text box per state. You can also have the entire flow description shown in a single text field. This option can be useful when copying and pasting a flow description from a template or an external text editor. To toggle between one window per state, or all states in one window, select the appropriate option under **State Display mode**.

Related Information

Signal Tap Trigger Flow Description Language on page 61

Resources Pane

The **Resources** pane allows you to declare status flags and counters for your Custom Triggering Flow's conditional expressions.

- You can increment/decrement counters or set/clear status flags within your triggering flow.
- You can specify up to 20 counters and 20 status flags.
- To initialize counter and status flags, right-click the row in the table and select **Set Initial Value**.
- To specify a counter width, right-click the counter in the table and select **Set Width**.
- To assist in debugging your trigger flow specification, the logic analyzer dynamically updates counters and flag values after acquisition starts.

The **Configurable at runtime** settings allow you to control which options can change at runtime without requiring a recompilation.

<table>
<thead>
<tr>
<th>Setting</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>Destination of goto action</td>
<td>Allows you to modify the destination of the state transition at runtime.</td>
</tr>
<tr>
<td>Comparison values</td>
<td>Allows you to modify comparison values in Boolean expressions at runtime. In addition, you can modify the segment_trigger and trigger action post-fill count argument at runtime.</td>
</tr>
<tr>
<td>Comparison operators</td>
<td>Allows you to modify the operators in Boolean expressions at runtime.</td>
</tr>
<tr>
<td>Logical operators</td>
<td>Allows you to modify the logical operators in Boolean expressions at runtime.</td>
</tr>
</tbody>
</table>

Related Information

- Performance and Resource Considerations on page 71
- Runtime Reconfigurable Options on page 74
2.4.5.2.2. Trigger Lock Mode

Trigger lock mode restricts changes to only the configuration settings that you specify as Configurable at runtime. The runtime configurable settings for the Custom Trigger Flow tab are on by default.

Note: You may get some performance advantages by disabling some of the runtime configurable options.

You can restrict changes to your Signal Tap configuration to include only the options that do not require a recompilation. Trigger lock-mode allows you to make changes that reflect immediately in the device.

1. On the Setup tab, point to Lock Mode and select Allow trigger condition changes only.

Figure 52. Allow Trigger Conditions Change Only

2. Modify the Trigger Flow conditions.

2.4.5.3. Signal Tap Trigger Flow Description Language

The Trigger Flow Description Language is based on a list of conditional expressions per state to define a set of actions.

To describe the actions the Logic Analyzer evaluates when a state is reached, you follow this syntax:

Syntax of Trigger Flow Description Language

state <state_label>:  
  <action_list> 
  if (<boolean_expression>)  
  <action_list> 
  [else if (<boolean_expression>)  
  <action_list>]  
  [else  
  <action_list>]

• Non-terminals are delimited by "<>".
• Optional arguments are delimited by "[]"
• The priority for evaluation of conditional statements is from top to bottom.
• The Trigger Flow Description Language allows multiple else if conditions.

<state_label> on page 62
<boolean_expression> on page 62
<action_list> on page 63

Related Information
Custom Triggering Flow Application Examples on page 97
2.4.5.3.1. <state_label>

Identifies a given state. You use the state label to start describing the actions the Logic Analyzer evaluates once said state is reached. You can also use the state label with the goto command.

The state description header syntax is:

\[\text{state } <\text{state_label}>\]

The description of a state ends with the beginning of another state or the end of the whole trigger flow description.

2.4.5.3.2. <boolean_expression>

Collection of operators and operands that evaluate into a Boolean result. The operators can be logical or relational. Depending on the operator, the operand can reference a trigger condition, a counter and a register, or a numeric value. To group a set of operands within an expression, you use parentheses.

Table 9. Logical Operators

Logical operators accept any boolean expression as an operand.

<table>
<thead>
<tr>
<th>Operator</th>
<th>Description</th>
<th>Syntax</th>
</tr>
</thead>
<tbody>
<tr>
<td>!</td>
<td>NOT operator</td>
<td>! expr1</td>
</tr>
<tr>
<td>&amp;&amp;</td>
<td>AND operator</td>
<td>expr1 &amp;&amp; expr2</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

Table 10. Relational Operators

You use relational operators on counters or status flags.

<table>
<thead>
<tr>
<th>Operator</th>
<th>Description</th>
<th>Syntax</th>
</tr>
</thead>
<tbody>
<tr>
<td>&gt;</td>
<td>Greater than</td>
<td>&lt;identifier&gt; &gt; &lt;numerical_value&gt;</td>
</tr>
<tr>
<td>&gt;=</td>
<td>Greater than or Equal to</td>
<td>&lt;identifier&gt; &gt;= &lt;numerical_value&gt;</td>
</tr>
<tr>
<td>==</td>
<td>Equals</td>
<td>&lt;identifier&gt; == &lt;numerical_value&gt;</td>
</tr>
<tr>
<td>!=</td>
<td>Does not equal</td>
<td>&lt;identifier&gt; != &lt;numerical_value&gt;</td>
</tr>
<tr>
<td>&lt;=</td>
<td>Less than or equal to</td>
<td>&lt;identifier&gt; &lt;= &lt;numerical_value&gt;</td>
</tr>
<tr>
<td>&lt;</td>
<td>Less than</td>
<td>&lt;identifier&gt; &lt; &lt;numerical_value&gt;</td>
</tr>
</tbody>
</table>

Notes to table:
1. <identifier> indicates a counter or status flag.
2. <numerical_value> indicates an integer.

Note:
- The <boolean_expression> in an if statement can contain a single event or multiple event conditions.
- When the boolean expression evaluates TRUE, the logic analyzer evaluates all the commands in the <action_list> concurrently.
2.4.5.3.3. <action_list>

List of actions that the Logic Analyzer performs within a state once a condition is satisfied.

- Each action must end with a semicolon (;).
- If you specify more than one action within an if or an else if clause, you must delimit the action_list with begin and end tokens.

Possible actions include:

**Resource Manipulation Action**

The resources the trigger flow description uses can be either counters or status flags.

**Table 11. Resource Manipulation Actions**

<table>
<thead>
<tr>
<th>Action</th>
<th>Description</th>
<th>Syntax</th>
</tr>
</thead>
<tbody>
<tr>
<td>increment</td>
<td>Increments a counter resource by 1</td>
<td>increment &lt;counter_identifier&gt;;</td>
</tr>
<tr>
<td>decrement</td>
<td>Decrements a counter resource by 1</td>
<td>decrement &lt;counter_identifier&gt;;</td>
</tr>
<tr>
<td>reset</td>
<td>Resets counter resource to initial value</td>
<td>reset &lt;counter_identifier&gt;;</td>
</tr>
<tr>
<td>set</td>
<td>Sets a status flag to 1</td>
<td>set &lt;register_flag_identifier&gt;;</td>
</tr>
<tr>
<td>clear</td>
<td>Sets a status flag to 0</td>
<td>clear &lt;register_flag_identifier&gt;;</td>
</tr>
</tbody>
</table>

**Buffer Control Actions**

Actions that control the acquisition buffer.

**Table 12. Buffer Control Actions**

<table>
<thead>
<tr>
<th>Action</th>
<th>Description</th>
<th>Syntax</th>
</tr>
</thead>
<tbody>
<tr>
<td>trigger</td>
<td>Stops the acquisition for the current buffer and ends analysis. This command is required in every flow definition.</td>
<td>trigger &lt;post-fill_count&gt;;</td>
</tr>
<tr>
<td>segment_trigger</td>
<td>Available only in segmented acquisition mode. Ends acquisition of the current segment. After evaluating this command, the Signal Tap Logic Analyzer starts acquiring from the next segment. If all segments are written, the Logic Analyzer overwrites the oldest segment with the latest sample. When a trigger action is evaluated the acquisition stops.</td>
<td>segment_trigger &lt;post-fill_count&gt;;</td>
</tr>
<tr>
<td>start_store</td>
<td>Active only in state-based storage qualifier mode. Asserts the write_enable to the Signal Tap acquisition buffer.</td>
<td>start_store</td>
</tr>
<tr>
<td>stop_store</td>
<td>Active only in state-based storage qualifier mode. De-asserts the write_enable signal to the Signal Tap acquisition buffer.</td>
<td>stop_store</td>
</tr>
</tbody>
</table>

Both `trigger` and `segment_trigger` actions accept an optional `post-fill_count` argument.
State Transition Action

Specifies the next state in the custom state control flow. The syntax is:
\[
goto <\text{state}_\text{label}>;\]

2.4.5.4. State-Based Storage Qualifier Feature

Selecting a state-based storage qualifier type enables the `start_store` and `stop_store` actions. When you use these actions in conjunction with the expressions of the State-based trigger flow, you get maximum flexibility to control data written into the acquisition buffer.

**Note:** You can only apply the `start_store` and `stop_store` commands to a non-segmented buffer.

The `start_store` and `stop_store` commands are similar to the start and stop conditions of the `start/stop` storage qualifier mode. If you enable storage qualification, Signal Tap logic analyzer doesn’t write data into the acquisition buffer until the `start_store` command occurs. However, in the state-based storage qualifier type you must include a `trigger` command as part of the trigger flow description. This `trigger` command is necessary to complete the acquisition and display the results on the waveform display.

2.4.5.4.1. Storage Qualification Feature for the State-Based Trigger Flow.

This trigger flow description contains three trigger conditions that happen at different times after you click **Start Analysis**:

```
State 1: ST1:
  if ( condition1 )
    start_store;
  else if ( condition2 )
    trigger value;
  else if ( condition3 )
    stop_store;
```

**Figure 53. Capture Scenario for Storage Qualification with the State-Based Trigger Flow**
When you apply the trigger flow to the scenario in the figure:

1. The Signal Tap logic analyzer does not write into the acquisition buffer until **Condition 1** occurs (sample a).

2. When **Condition 2** occurs (sample b), the logic analyzer evaluates the **trigger value** command, and continues to write into the buffer to finish the acquisition.

3. The trigger flow specifies a **stop_store** command at sample c, which occurs m samples after the trigger point.

4. If the data acquisition finishes the post-fill acquisition samples before **Condition 3** occurs, the logic analyzer finishes the acquisition and displays the contents of the waveform. In this case, the capture ends if the post-fill count value is < m.

5. If the post-fill count value in the Trigger Flow description 1 is > m samples, the buffer pauses acquisition indefinitely, provided there is no recurrence of Condition 1 to trigger the logic analyzer to start capturing data again.

The Signal Tap logic analyzer continues to evaluate the **stop_store** and **start_store** commands even after evaluating the trigger. If the acquisition paused, click **Stop Analysis** to manually stop and force the acquisition to trigger. You can use counter values, flags, and the State diagram to help you perform the trigger flow. The counter values, flags, and the current state update in real-time during a data acquisition.

### 2.4.6. Specify Trigger Position

You can specify the amount of data the Logic Analyzer acquires before and after a trigger event. Positions for Runtime and Power-Up triggers are separate.

Signal Tap Logic Analyzer offers three pre-defined ratios of pre-trigger data to post-trigger data:

- **Pre**—Saves signal activity that occurred after the trigger (12% pre-trigger, 88% post-trigger).
- **Center**—Saves 50% pre-trigger and 50% post-trigger data.
- **Post**—Saves signal activity that occurred before the trigger (88% pre-trigger, 12% post-trigger).

These pre-defined ratios apply to both non-segmented buffers and segmented buffers.

**Related Information**

*State-Based Triggering* on page 58
2.4.6.1. Post-fill Count

In a custom state-based triggering flow with the segment_trigger and trigger buffer control actions, you can use the post-fill_count argument to specify a custom trigger position.

- If you do not use the post-fill_count argument, the trigger position for the affected buffer defaults to the trigger position you specified in the Setup tab.
- In the trigger buffer control action (for non-segmented buffers), post-fill_count specifies the number of samples to capture before stopping data acquisition.
- In the segment_trigger buffer control action (for segmented buffer), post-fill_count specifies a data segment.

Note: In the case of segment_trigger, acquisition of the current buffer stops immediately if a subsequent triggering action is issued in the next state, regardless of the current buffer’s post-fill count. The logic analyzer discards the remaining unfilled post-count acquisitions in the current buffer, and displays them as grayed-out samples in the data window.

When the Signal Tap data window displays the captured data, the trigger position appears as the number of post-count samples from the end of the acquisition segment or buffer.

Sample Number of Trigger Position = \((N – \text{Post-Fill Count})\)

In this case, \(N\) is the sample depth of either the acquisition segment or non-segmented buffer.

Related Information
Buffer Control Actions on page 63

2.4.7. Power-Up Triggers

Power-up triggers capture events that occur during device initialization, immediately after you power or reset the FPGA.

The typical use of Signal Tap logic analyzer is triggering events that occur during normal device operation. You start an analysis manually once the target device is fully powered on and the JTAG connection for the device is available. With Signal Tap Power-Up Trigger feature, the Signal Tap logic analyzer captures data immediately after device initialization.

You can add a different Power-Up Trigger to each logic analyzer instance in the Signal Tap Instance Manager pane.
2.4.7.1. Enabling a Power-Up Trigger

To enable the Power-Up Trigger for a logic analyzer instance:
- Right-click the instance and click **Enable Power-Up Trigger**.

![Enabling Power-Up Trigger in Signal Tap Logic Analyzer Editor](image)

Power-Up Trigger appears as a child instance below the name of the selected instance. The node list displays the default trigger conditions.

To disable a Power-Up Trigger, right-click the instance and click **Disable Power-Up Trigger**.

2.4.7.2. Configuring Power-Up Trigger Conditions

- Any change that you make to a Power-Up Trigger conditions requires that you recompile the Signal Tap logic analyzer instance, even if a similar change to the Runtime Trigger conditions does not require a recompilation.
- You can also force trigger conditions with the In-System Sources and Probes in conjunction with the Signal Tap logic analyzer. The In-System Sources and Probes feature allows you to drive and sample values on to selected nets over the JTAG chain.

**Related Information**
- Design Debugging Using In-System Sources and Probes on page 124

2.4.7.3. Managing Signal Tap Instances with Run-Time and Power-Up Trigger Conditions

On instances that have two both types of trigger conditions, Power-Up Trigger conditions are color coded light blue, while Run-Time Trigger conditions remain white.
- To switch between the trigger conditions of the Power-Up Trigger and the Run-Time Trigger, double-click the instance name or the Power-Up Trigger name in the **Instance Manager**.
- To copy trigger conditions from a Run-Time Trigger to a Power-Up Trigger or vice versa, right-click the trigger name in the **Instance Manager** and click **Duplicate Trigger**. Alternatively, select the trigger name and click **Edit ➤ Duplicate Trigger**.

**Note:** Run-time trigger conditions allow fewer adjustments than power-up trigger conditions.
2.4.8. External Triggers

External trigger inputs allow you to trigger the Signal Tap logic analyzer from an external source.

The external trigger input behaves like trigger condition 0, in that the condition must evaluate to True before the logic analyzer evaluates any other trigger conditions.

The Signal Tap logic analyzer supplies a signal to trigger external devices or other logic analyzer instances. These features allow you to synchronize external logic analysis equipment with the internal logic analyzer. Power-Up Triggers can use the external triggers feature, but they must use the same source or target signal as their associated Run-Time Trigger.

You can use external triggers to perform cross-triggering on a hard processor system (HPS):

- The processor debugger allows you to configure the HPS to obey or disregard cross-trigger request from the FPGA, and to issue or not issue cross-trigger requests to the FPGA.
- The processor debugger in combination with the Signal Tap external trigger feature allow you to develop a dynamic combination of cross-trigger behaviors.
- You can implement a system-level debugging solution for an Intel FPGA SoC by using the cross-triggering feature with the ARM Development Studio 5 (DS-5) software.

Related Information

- FPGA-Adaptive Software Debug and Performance Analysis white paper
- Signal Configuration Pane
  In Intel Quartus Prime Help

2.5. Compiling the Design

To incorporate the Signal Tap logic in your design and enable the JTAG connection, you must compile your project. When you add a .stp file to your project, the Signal Tap Logic Analyzer becomes part of your design. When you debug your design with a traditional external logic analyzer, you must often make changes to the signals you want to monitor as well as the trigger conditions.

2.5.1. Prevent Changes Requiring Recompilation

Configure the .stp to prevent changes that normally require recompilation. To do this, select a Lock mode from above the node list in the Setup tab. To lock your configuration, choose Allow trigger condition changes only.

Figure 55. Allow Trigger Conditions Change Only
2.5.2. Verify Whether You Need to Recompile Your Project

Before starting a debugging session, do not make any changes to the .stp settings that require recompiling the project.

To verify whether a change you made requires recompiling the project, check the Signal Tap status display at the top of the Instance Manager pane. This feature allows you to undo the change, so that you do not need to recompile your project.

Related Information
Prevent Changes Requiring Recompilation on page 68

2.5.3. Incremental Route with Rapid Recompile

You can use Incremental Route with Rapid Recompile to decrease compilation times. After performing a full compilation on your design, you can use the Incremental Route flow to achieve a 2-4x speedup over a flat compile. The Incremental Route flow is not compatible with Partial Reconfiguration.


Related Information
Running Rapid Recompile

2.5.3.1. Using the Incremental Route Flow

To use the Incremental Route flow:

1. Open your design and run Analysis & Elaboration (or a full compilation) to give node visibility in Signal Tap.
2. Add Signal Tap to your design.
3. In the Signal Tap Signal Configuration pane, specify Manual in the Nodes Allocated field for Trigger and Data nodes (and Storage Qualifier, if used).
Manual node allocation allows you to control the number of nodes compiled into the design, which is critical for the Incremental Route flow.

When you select **Auto** allocation, the number of nodes compiled into the design matches the number of nodes in the *Setup* tab. If you add a node later, you create a mismatch between the amount of nodes the device requires and the amount of compiled nodes, and you must perform a full compilation.

4. Specify the number of nodes that you estimate necessary for the debugging process. You can increase the number of nodes later, but this requires more compilation time.

5. Add the nodes that you want to tap.

6. If you have not fully compiled your project, run a full compilation. Otherwise, start incremental compile using Rapid Recompile.

7. Debug and determine additional signals of interest.

8. (Optional) Select **Allow incremental route changes only** lock-mode.

9. Add additional nodes in the Signal Tap *Setup* tab.
   - Do not exceed the number of manually allocated nodes you specified.
   - Avoid making changes to non-runtime configurable settings.

10. Click the Rapid Recompile icon ‣ from the toolbar. Alternatively, click **Processing ➤ Start Rapid Recompile**.

    *Note:* The previous steps set up your design for Incremental Route, but the actual Incremental Route process begins when you perform a Rapid Recompile.
2.5.3.2. Tips to Achieve Maximum Speedup

- Basic AND (which applies to Storage Qualifier as well as trigger input) is the fastest for the Incremental Route flow.
- Basic OR is slower for the Incremental Route flow, but if you avoid changing the parent-child relationship of nodes within groups, you can minimize the impact on compile time. You can change the sibling relationships of nodes.
  - Basic OR and advanced triggers require re-synthesis when you change the number/names of tapped nodes.
- Use the Incremental Route lock-mode to avoid inadvertent changes requiring a full compilation.

2.5.4. Timing Preservation with the Signal Tap Logic Analyzer

In addition to verifying functionality, timing closure is one of the most crucial processes in successful operation of a design.


*Note:* The Signal Tap Intel FPGA IP is not optimized for the Intel Stratix 10 architecture.

The following techniques can help you maintain timing:

- Avoid adding critical path signals to the .stp file.
- Minimize the number of combinational signals you add to the .stp file, and add registers whenever possible.
- Specify an \( f_{\text{MAX}} \) constraint for each clock in the design.

**Related Information**

Timing Closure and Optimization


2.5.5. Performance and Resource Considerations

When you perform logic analysis of your design, you can see the necessary trade-off between runtime flexibility, timing performance, and resource usage.

The Signal Tap Logic Analyzer allows you to select runtime configurable parameters to balance the need for runtime flexibility, speed, and area.

The default values of the runtime configurable parameters provide maximum flexibility, so you can complete debugging as quickly as possible; however, you can adjust these settings to determine whether there is a more appropriate configuration for your design. Because performance results are design-dependent, try these options in different combinations until you achieve the desired balance between functionality, performance, and utilization.
2.5.5.1. Signal Tap Logic in Critical Path

If Signal Tap logic is part of your critical path, follow these tips to speed up the performance of the Signal Tap Logic Analyzer:

- **Disable runtime configurable options**—Certain resources are allocated to accommodate for runtime flexibility. If you use either advanced triggers or State-based triggering flow, disable runtime configurable parameters for a boost in \( f_{\text{MAX}} \) of the Signal Tap logic.
  - If you are using State-based triggering flow, try disabling the **Goto state destination** option and performing a recompilation before disabling the other runtime configurable options. The **Goto state destination** option has the greatest impact on \( f_{\text{MAX}} \), as compared to the other runtime configurable options.

- **Minimize the number of signals that have Trigger Enable selected**—By default, Signal Tap Logic Analyzer enable the **Trigger Enable** option for all signals that you add to the .stp file. For signals that you do not plan to use as triggers, turn this option off.

- **Turn on Physical Synthesis for register retiming**—If many (more than the number of inputs that fit in a LAB) enabled triggering signals fan-in logic to a gate-based triggering condition (basic trigger condition or a logical reduction operator in the advanced trigger tab), turn on **Perform register retiming**. This can help balance combinational logic across LABs.

2.5.5.2. Signal Tap Logic Using Critical Resources

If your design is resource constrained, follow these tips to reduce the logic or memory the Signal Tap Logic Analyzer uses:

- **Disable runtime configurable options**—Disabling runtime configurability for advanced trigger conditions or runtime configurable options in the State-based triggering flow results in fewer LEs.

- **Minimize the number of segments in the acquisition buffer**—You can reduce the logic resources that the Signal Tap Logic Analyzer uses if you limit the segments in your sampling buffer.

- **Disable the Data Enable for signals that you use only for triggering**—By default, Signal Tap Logic Analyzer enables **data enable** options for all signals. Turning off the **data enable** option for signals you use only as trigger inputs saves on memory resources.

2.6. Program the Target Device or Devices

After you add the Signal Tap Logic Analyzer to your project and re-compile, you can configure the FPGA target device.

If you want to debug multiple designs simultaneously, configure the device from the .stp instead of the Intel Quartus Prime Programer. This allows you to open more than one .stp file and program multiple devices.
2.6.1. Ensure Setting Compatibility Between .stp and .sof Files

A .stp file is compatible with a .sof file when the settings for the logic analyzer, such as the size of the capture buffer and the monitoring and triggering signals match the programming settings of the target device. If the files are not compatible you can still program the device, but you cannot run or control the logic analyzer from the Signal Tap logic analyzer Editor.

- To ensure programming compatibility, program the device with the .sof file generated in the most recent compilation.
- To check whether a particular .sof is compatible with the current Signal Tap configuration, attach the .sof to the SOF manager.

**Note:** When the Signal Tap logic analyzer detects incompatibility after the analysis starts, the Intel Quartus Prime software generates a system error message containing two CRC values: the expected value and the value retrieved from the .stp instance on the device. The CRC value comes from all Signal Tap settings that affect the compilation.

As a best practice, use the .stp file with a Intel Quartus Prime project. The project database contains information about the integrity of the current Signal Tap logic analyzer session. Without the project database, there is no way to verify that the current .stp file matches the .sof file in the device. If you have an .stp file that does not match the .sof file, the Signal Tap logic analyzer can capture incorrect data.

**Related Information**
Manage Multiple Signal Tap Files and Configurations on page 42

2.7. Running the Signal Tap Logic Analyzer

Debugging Signal Tap logic analyzer is similar using an external logic analyzer. You initialize the logic analyzer by starting an analysis. When your trigger event occurs, the logic analyzer stores the captured data in the device's memory buffer, and then transfers this data to the .stp file with the JTAG connection.

You can also perform the equivalent of a force trigger instruction that lets you view the captured data currently in the buffer without a trigger event occurring.

The flowchart shows how you operate the Signal Tap logic analyzer. Indicates where Power-Up and Runtime Trigger events occur and when captured data from these events is available for analysis.
You can also use In-System Sources and Probes in conjunction with the Signal Tap logic analyzer to force trigger conditions. The In-System Sources and Probes feature allows you to drive and sample values on to selected signals over the JTAG chain.

**Related Information**
Design Debugging Using In-System Sources and Probes on page 124

### 2.7.1. Runtime Reconfigurable Options

When you use Runtime Trigger mode, you can change certain settings in the .stp file without recompiling your design.

#### Table 13. Runtime Reconfigurable Features

<table>
<thead>
<tr>
<th>Runtime Reconfigurable Setting</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>Basic Trigger Conditions and Basic Storage Qualifier Conditions</td>
<td>You can change without recompiling all signals that have the Trigger condition turned on to any basic trigger condition value</td>
</tr>
<tr>
<td>Comparison Trigger Conditions and Comparison Storage Qualifier Conditions</td>
<td>All the comparison operands, the comparison numeric values, and the interval bound values are runtime-configurable. You can also switch from Comparison to Basic OR trigger at runtime without recompiling.</td>
</tr>
<tr>
<td>Advanced Trigger Conditions and Advanced Storage Qualifier Conditions</td>
<td>Many operators include runtime configurable settings. For example, all comparison operators are runtime-configurable. Configurable settings appear with a white background in the block representation. This runtime reconfigurable option is turned on in the Object Properties dialog box.</td>
</tr>
<tr>
<td>Switching between a storage-qualified and a continuous acquisition</td>
<td>Within any storage-qualified mode, you can switch to continuous capture mode without recompiling the design. To enable this feature, turn on disable storage qualifier.</td>
</tr>
<tr>
<td>State-based trigger flow parameters</td>
<td>Refer to Runtime Reconfigurable Settings, State-Based Triggering Flow</td>
</tr>
</tbody>
</table>
Runtime Reconfigurable options can save time during the debugging cycle by allowing you to cover a wider possible scenario of events without the need to recompile the design. You may experience a slight impact to the performance and logic utilization. You can turn off runtime re-configurability for advanced trigger conditions and the state-based trigger flow parameters, boosting performance and decreasing area utilization.

To configure the .stp file to prevent changes that normally require recompilation in the Setup tab, select Allow Trigger Condition changes only above the node list.

In Incremental Route lock mode, Allow incremental route changes only, limits to changes that only require an Incremental Route compilation, and not a full compile.

This example illustrates a potential use case for Runtime Reconfigurable features, by providing a storage qualified enabled State-based trigger flow description, and showing how to modify the size of a capture window at runtime without a recompile. This example gives you equivalent functionality to a segmented buffer with a single trigger condition where the segment sizes are runtime reconfigurable.

```plaintext
state ST1:
if ( condition1 && (c1 <= m) ) // each "segment" triggers on condition
  begin
    start_store; // m = number of total "segments"
    increment c1;
    goto ST2;
  end
else (c1 > m ) // This else condition handles the last
  begin
    start_store
    Trigger (n-1)
  end

state ST2:
if ( c2 >= n) //n = number of samples to capture in each
  begin
    reset c2;
    stop_store;
    goto ST1;
  end
else (c2 < n)
  begin
    increment c2;
    goto ST2;
  end
```

**Note:** m x n must equal the sample depth to efficiently use the space in the sample buffer.

The next figure shows the segmented buffer that the trigger flow example describes.

**Figure 59.** Segmented Buffer Created with Storage Qualifier and State-Based Trigger

Total sample depth is fixed, where m x n must equal sample depth.
During runtime, you can modify the values \( m \) and \( n \). Changing the \( m \) and \( n \) values in the trigger flow description adjust the segment boundaries without recompiling.

You can add states into the trigger flow description and selectively mask out specific states and enable other ones at runtime with status flags.

This example is like the previous example with an additional state inserted. You use this extra state to specify a different trigger condition that does not use the storage qualifier feature. You insert status flags into the conditional statements to control the execution of the trigger flow.

```vhdl
state ST1 :
  if (condition2 && f1)               // additional state added for a non-
    segmented
  begin                               // acquisition set f1 to enable state
    start_store;
    trigger
  end
  else if (! f1)
    goto ST2;
state ST2:
  if ( condition1 && (c1 <= m) && f2 ) // f2 status flag used to mask state.
    Set f2
  begin
    start_store;
    increment c1;
    goto ST3:
  end
  else (c1 > m)
    start_store
    Trigger (n-1)
  end
state ST3:
  if ( c2 >= n)
    begin
      reset c2;
      stop_store;
      goto ST1;
    end
  else (c2 < n)
    begin
      increment c2;
      goto ST2;
    end
```

### 2.7.2. Signal Tap Status Messages

The following table describes the text messages that might appear in the Signal Tap Status Indicator in the Instance Manager pane before, during, or after data acquisition. These messages allow you to monitor the state of the logic analyzer and identify the operation that the logic analyzer is performing.

<table>
<thead>
<tr>
<th>Message</th>
<th>Message Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>Not running</td>
<td>The Signal Tap Logic Analyzer is not running. This message appears when there is no connection to a device, or the device is not configured.</td>
</tr>
<tr>
<td>(Power-Up Trigger) Waiting for clock (1)</td>
<td>The Signal Tap Logic Analyzer is performing a Runtime or Power-Up Trigger acquisition and is waiting for the clock signal to transition.</td>
</tr>
</tbody>
</table>

continued...
<table>
<thead>
<tr>
<th>Message</th>
<th>Message Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>Acquiring (Power-Up) pre-trigger data (1)</td>
<td>The trigger condition has not been evaluated yet. If the acquisition mode is non-segmented buffer and the storage qualifier type is continuous, the Signal Tap logic analyzer collects a full buffer of data.</td>
</tr>
<tr>
<td>Trigger In conditions met</td>
<td>Trigger In condition has occurred. The Signal Tap logic analyzer is waiting for the first trigger condition to occur. This message only appears when a Trigger In condition exists.</td>
</tr>
<tr>
<td>Waiting for (Power-up) trigger (1)</td>
<td>The Signal Tap Logic Analyzer is waiting for the trigger event to occur.</td>
</tr>
<tr>
<td>Trigger level &lt;x&gt; met</td>
<td>Trigger condition x occurred. The Signal Tap logic analyzer is waiting for condition x + 1 to occur.</td>
</tr>
<tr>
<td>Acquiring (power-up) post-trigger data (1)</td>
<td>The entire trigger event occurred. The Signal Tap logic analyzer is acquiring the post-trigger data. You define the amount of post-trigger data to collect (between 12%, 50%, and 88%) when you select the non-segmented buffer acquisition mode.</td>
</tr>
<tr>
<td>Offload acquired (Power-Up) data (1)</td>
<td>The JTAG chain is transmitting data to the Intel Quartus Prime software.</td>
</tr>
<tr>
<td>Ready to acquire</td>
<td>The Signal Tap logic analyzer is waiting for you to initialize the analyzer.</td>
</tr>
</tbody>
</table>

1. This message can appear for both Runtime and Power-Up Trigger events. When referring to a Power-Up Trigger, the text in parentheses appears.

**Note:** In segmented acquisition mode, pre-trigger and post-trigger do not apply.

### 2.8. View, Analyze, and Use Captured Data

The Signal Tap logic analyzer interface allows you to examine the data captured manually or with a trigger. When in the Data view, you isolate the data of interest with the drag-to-zoom feature, enabled with a left-click.

**Related Information**

- Monitoring Locations in Memory on page 118
- Read Information from In-System Memory Commands (Processing Menu) In *Intel Quartus Prime Help*
- Stop In-System Memory Analysis Command (Processing Menu) In *Intel Quartus Prime Help*

### 2.8.1. Capturing Data Using Segmented Buffers

Segmented Acquisition buffers can perform captures with separate trigger conditions for each acquisition segment. These buffers allow you to capture recurring events or sequences of events that span over a long period.

Each acquisition segment acts as a non-segmented buffer, continuously capturing data after activation. When you run analyses with segmented buffers, the Signal Tap logic analyzer captures back-to-back data for each acquisition segment within the data buffer. You define the trigger flow, or the type and order in which the trigger conditions evaluate for each buffer, either in the Sequential trigger flow control or in the Custom State-based trigger flow control.
The following figure shows a segmented acquisition buffer with four segments represented as four separate non-segmented buffers.

**Figure 60. Segmented Acquisition Buffer**

When the Signal Tap logic analyzer finishes an acquisition with a segment and advances to the next segment to start a new acquisition. The data capture that appears in the waveform viewer depends on when a trigger condition occurs. The figure illustrates the data capture method. The Trigger markers—Trigger 1, Trigger 2, Trigger 3 and Trigger 4—refer to the evaluation of the `segment_trigger` and `trigger` commands in the Custom State-based trigger flow. In sequential flows, the Trigger markers refer to trigger conditions that you specify within the Setup tab.

If the Segment 1 Buffer is the active segment and Trigger 1 occurs, the Signal Tap logic analyzer starts evaluating Trigger 2 immediately. Data Acquisition for Segment 2 buffer starts when either Segment Buffer 1 finishes its post-fill count, or when Trigger 2 evaluates as `TRUE`, whichever condition occurs first. Thus, trigger conditions associated with the next buffer in the data capture sequence can preempt the post-fill count of the current active buffer. This allows the Signal Tap logic analyzer to accurately capture all the trigger conditions that occurred. Unused samples appear as a blank space in the waveform viewer.

**Figure 61. Segmented Capture with Preemption of Acquisition Segments**

The figure shows a capture using sequential flow control with the trigger condition for each segment specified as **Don't Care**.

Each segment before the last captures only one sample, because the next trigger condition immediately preempts capture of the current buffer. The trigger position for all segments is specified as pre-trigger (10% of the data is before the trigger condition and 90% of the data is after the trigger position). Because the last segment starts immediately with the trigger condition, the segment contains only post-trigger data. The three empty samples in the last segment are left over from the pre-trigger samples that the Signal Tap logic analyzer allocated to the buffer.

For the sequential trigger flow, the **Trigger Position** option applies to every segment in the buffer. A custom state-based trigger flow provides maximum flexibility defining the trigger position. By adjusting the trigger position specific to the debugging requirements, you can help maximize the use of the allocated buffer space.

**Related Information**

Segmented Buffer on page 33
2.8.2. Differences in Pre-Fill Write Behavior Between Different Acquisition Modes

Different acquisition modes capture different amounts of data immediately after running the Signal Tap logic analyzer and before any trigger conditions occur.

**Non-Segmented Buffers in Continuous Mode**

In configurations with non-segmented buffers running in continuous mode, the buffer must be full with sampled data before evaluating any trigger condition. Only after the buffer is full, the Signal Tap logic analyzer starts retrieving data through the JTAG connection and evaluates the trigger condition.

If you perform a **Stop Analysis**, Signal Tap prevents the buffer from being dumped during the first acquisition prior to a trigger condition.

**Buffers with Storage Qualification**

For buffers using a storage qualification mode, the Signal Tap logic analyzer immediately evaluates all trigger conditions while writing samples into the acquisition memory. This evaluation is especially important when using any storage qualification on the data set. The logic analyzer may miss a trigger condition if it waits to capture a full buffer's worth of data before evaluating any trigger conditions.

If a trigger activates before the specified amount of pre-trigger data has occurred, the Signal Tap logic analyzer begins filling memory with post-trigger data, regardless of the amount of pre-trigger data you specify. For example, if you set the trigger position to 50% and set the logic analyzer to trigger on a processor reset, start the logic analyzer, and then power on the target system, the trigger activates. However, the logic analyzer memory contains only post-trigger data, and not any pre-trigger data, because the trigger event has higher precedence than the capture of pre-trigger data.

**2.8.2.1. Example**

The figures for continuous data capture and conditional data capture show the difference between a non-segmented buffer in continuous mode and a non-segmented buffer using a storage qualifier. The configuration of the logic analyzer waveforms is a base trigger condition, sample depth of 64 bits, and **Post trigger position**.

**Figure 62. Signal Tap logic analyzer Continuous Data Capture**

In the continuous data capture, Trig1 occurs several times in the data buffer before the Signal Tap logic analyzer trigger activates. The buffer needs to be full before the logic analyzer evaluates any trigger condition. After the trigger condition occurs, the logic analyzer continues acquisition for eight additional samples (12% of the buffer, as defined by the "post-trigger" position).
Figure 63. Signal Tap logic analyzer Conditional Data Capture

Note to figure:
1. Conditional capture, storage always enabled, post-fill count.
2. Signal Tap logic analyzer capture of a recurring pattern using a non-segmented buffer in conditional mode. The configuration of the logic analyzer is a basic trigger condition "Trig1" and sample depth of 64 bits. The Trigger in condition is Don't care, so the buffer captures all samples.

In conditional capture the logic analyzer triggers immediately. As in continuous capture, the logic analyzer completes the acquisition with eight samples, or 12% of 64, the sample capacity of the acquisition buffer.

2.8.3. Creating Mnemonics for Bit Patterns

A mnemonic table allows you to assign a meaningful name to a set of bit patterns, such as a bus. To create a mnemonic table:
1. Right-click the Setup or Data tab of a Signal Tap instance, and click Mnemonic Table Setup.
2. Create a mnemonic table by entering sets of bit patterns and specifying a label to represent each pattern.
3. Assign the table to a group of signals by right-clicking the group, clicking Bus Display Format, and selecting the mnemonic table.
4. On the Setup tab, you can create basic triggers with meaningful names by right-clicking an entry in the Trigger Conditions column and selecting a label from the table you assigned to the signal group.

On the Data tab, if data captured matches a bit pattern contained in an assigned mnemonic table, the Signal Tap GUI replaces the signal group data with the appropriate label, simplifying the visual inspection of expected data patterns.

2.8.4. Automatic Mnemonics with a Plug-In

When you use a plug-in to add signals to an .stp, mnemonic tables for the added signals are automatically created and assigned to the signals defined in the plug-in. To enable these mnemonic tables manually, right-click the name of the signal or signal group. On the Bus Display Format shortcut menu, then click the name of the mnemonic table that matches the plug-in.

As an example, the Nios II plug-in helps you to monitor signal activity for your design as the code is executed. If you set up the logic analyzer to trigger on a function name in your Nios II code based on data from an .elf, you can see the function name in the Instance Address signal group at the trigger sample, along with the
corresponding disassembled code in the Disassembly signal group, as shown in Figure 13–52. Captured data samples around the trigger are referenced as offset addresses from the trigger function name.

Figure 64. Data Tab when the Nios II Plug-In is Used

2.8.5. Locating a Node in the Design

When you find the source of an error in your design using the Signal Tap Logic Analyzer, you can use the node locate feature to locate that signal in many of the tools found in the Intel Quartus Prime software, as well as in your design files. This lets you find the source of the problem quickly so you can modify your design to correct the flaw. To locate a signal from the Signal Tap Logic Analyzer in one of the Intel Quartus Prime software tools or your design files, right-click the signal in the .stp, and click Locate in <tool name>.

You can locate a signal from the node list with the following tools:
- Assignment Editor
- Pin Planner
- Timing Closure Floorplan
- Chip Planner
- Resource Property Editor
- Technology Map Viewer
- RTL Viewer
- Design File

2.8.6. Saving Captured Data

When you save a data capture, Signal Tap logic analyzer stores this data in the active .stp file, and the Data Log adds the capture as a log entry under the current configuration.

When analysis is set to Auto-run mode, the logic analyzer creates a separate entry in the Data Log to store the data captured each time the trigger occurred. This allows you to review the captured data for each trigger event.

The default name for a log is based time stamp when the logic analyzer acquired the data. As a best practice, rename the data log with a more meaningful name.

The organization of logs is hierarchical; the logic analyzer groups similar logs of captured data in trigger sets.
2.8.7. Exporting Captured Data to Other File Formats

You can export captured data to the following file formats, for use with other EDA simulation tools:

- Comma Separated Values File (.csv)
- Table File (.tbl)
- Value Change Dump File (.vcd)
- Vector Waveform File (.vwf)
- Graphics format files (.jpg, .bmp)

To export the captured data from Signal Tap Logic Analyzer, on the File menu, click **Export** and specify the **File Name**, **Export Format**, and **Clock Period**.

2.8.8. Creating a Signal Tap List File

A .stp list file contains all the data the logic analyzer captures for a trigger event, in text format.

Each row of the list file corresponds to one captured sample in the buffer. Columns correspond to the value of each of the captured signals or signal groups for that sample. If you defined a mnemonic table for the captured data, a matching entry from the table replaces the numerical values in the list.

The .stp list file is especially useful when combined with a plug-in that includes instruction code disassembly. You can view the order of instruction code execution during the same time period of the trigger event.

To create a .stp list file in the Intel Quartus Prime software, click **File ➤ Create/Update ➤ Create Signal Tap List File**.

2.9. Debugging Partial Reconfiguration Designs with the Signal Tap Logic Analyzer

You can debug a PR design with Signal Tap. The PR support in the Signal Tap logic analyzer includes data acquisition in static and PR regions. Moreover, you can debug multiple personas present in a PR region and multiple PR regions.

For examples on debugging PR designs targeting specific devices, refer to **AN 841: Signal Tap Tutorial for Intel Stratix 10 Partial Reconfiguration Design** or **AN 845: Signal Tap Tutorial for Intel Arria 10 Partial Reconfiguration Design**.

Related Information

- **AN 841: Signal Tap Tutorial for Intel Stratix 10 Partial Reconfiguration Design**
- **AN 845: Signal Tap Tutorial for Intel Arria 10 Partial Reconfiguration Design**
### 2.9.1. Recommendations when Debugging PR Designs

Follow these guidelines to obtain best results when debugging PR Designs with the Signal Tap logic analyzer:

- Include one `.stp` file per revision.
- Tap pre-synthesis nodes only. In the Node Finder, filter by **Signal Tap: pre-synthesis**.
- Do not tap nodes in the default personas (the personas you use in the base revision compile). Create a new PR implementation revision that instantiates the default persona, and tap nodes in the new revision.
- Store all the tapped nodes from a PR persona in one `.stp` file, to enable debugging the entire persona using only one Signal Tap window.
- Do not tap across PR regions, or from a static region to a PR region in the same `.stp` file.
- Each Signal Tap window opens only one `.stp` file. Therefore, to debug more than one partition simultaneously, you must open stand-alone Signal Tap windows from the command-line.

**Related Information**

- Creating a Partial Reconfiguration Design

### 2.9.2. Setting Up a Partial Reconfiguration Design for Debug

To debug a PR design you must instantiate SLD JTAG bridges when generating the base revision, and then define debug components for all PR personas. Optionally, you can specify signals to tap in the static region.

**Figure 65. Setting Up PR Design for Debug with Signal Tap**

After configuring all the PR personas in the design, you can continue the PR design flow.

**Related Information**

- Debug Fabric for Partial Reconfiguration Designs on page 20
- Partial Reconfiguration Design Flow
2.9.2.1. Prepare Static Region for Debug

To debug the static region in your PR design:
1. Tap nodes in the static region exclusively.
2. Save the .stp file. Use a name that identifies the file with the static region.
3. Enable Signal Tap in your project, and include the .stp file in the base revision.

Note: Do not tap signals in the default PR personas.

Related Information
Adding Signals to the Signal Tap File on page 28

2.9.2.2. Prepare Base Revision for Debug

In the base revision, for each PR region that you want to debug in the design:
1. Instantiate the SLD JTAG Bridge Agent IP in the static region.
2. Instantiate the SLD JTAG Bridge Host IP in the PR region of the default persona.

You can use the IP Catalog or Platform Designer to instantiate SLD JTAG Bridge components.

Related Information
• Instantiating the SLD JTAG Bridge Agent on page 18
• Instantiating the SLD JTAG Bridge Host on page 19

2.9.2.3. Prepare PR Personas for Debug

Before you create revisions for personas in your design, you must instantiate debug IP components and tap signals.

For each PR persona that you want to debug:
1. Instantiate the SLD JTAG bridge host in the PR persona.
2. Tap pre-synthesis nodes in the PR persona only.
3. Save in a new .stp file. Select a name that identifies the persona.
4. Use the new .stp file in the implementation revision.

If you do not want to debug a particular persona, drive the tdo output signal to 0.

Related Information
• Instantiating the SLD JTAG Bridge Host on page 19
• Adding Signals to the Signal Tap File on page 28

2.9.3. Performing Data Acquisition in a PR design

After generating the .sof and .rbf files for the revisions you want to debug, you are ready to program your device and debug with the Signal Tap logic analyzer.
To perform data acquisition:

1. Program the base image into your device.
2. Partially reconfigure the device into the implementation you want to debug.
3. Open the Signal Tap logic analyzer by clicking **Tools ➤ Signal Tap logic analyzer** in the Intel Quartus Prime software.

   The logic analyzer opens and loads the .stp file set in the current active revision.
4. To debug other regions in your design, open new Signal Tap windows by opening the other region’s .stp file from the Intel Quartus Prime main window.

   Alternatively, use the command-line:

   ```
quartus_stpw <stp_file_other_region.stp>
```
5. Debug your design with Signal Tap.

To debug another revision, you must partially reconfigure your design with the corresponding .rbf file.

**Related Information**

- Program the Target Device or Devices on page 72
- Running the Signal Tap Logic Analyzer on page 73
- View, Analyze, and Use Captured Data on page 77

### 2.10. Debugging Block-Based Designs with the Signal Tap Logic Analyzer

The Intel Quartus Prime Pro Edition software supports verification of block-based design flows with the Signal Tap logic analyzer.

Verifying a block-based design requires planning to ensure visibility of logic inside partitions and communication with the Signal Tap logic analyzer. The preparation steps depend on whether you are reusing a core partition or a root partition.


**Related Information**

- Intel Quartus Prime Pro Edition User Guide: Block-Based Design
- AN 847: Signal Tap Tutorial with Design Block Reuse for Intel Arria 10 FPGA Development Board
2.10.1. Signal Tap with Core Partition Reuse

To perform verification in a reusable core partition, in the Developer project you must identify the signals of interest, and then make those signals visible to a Signal Tap logic analyzer instance. The Intel Quartus Prime software supports two methods of making core partition signals visible for verification:

**Figure 66. Consumer Debug Setup with Reused Core Partition**

Partition boundary ports expose Core Partition logic to the top-level partition. Boundary ports simplify the management of hierarchical blocks by tunneling through layers of logic without making RTL changes.

In the Developer project you must identify and create boundary ports for all potential Signal Tap points of the core partition. You create partition boundary ports through QSF assignments or with the **Create Partition Boundary Ports** assignment in the Assignment Editor. When you assign a bus, the assignment applies to the root name of the debug port, with each bit enumerated.

In the Developer project you must include the partition boundary ports in the black box file. This action allows tapping these ports as pre-synthesis or post-fit nodes in the Consumer project.

In the Consumer project, after synthesizing the reused partition, all valid ports with the **Create Partition Boundary Ports** become visible. Then, you tap boundary ports to connect to a Signal Tap instance in the top-level partition. You can also tap logic from the top-level partition to this Signal Tap instance. Therefore, the Consumer project requires only one Signal Tap instance to debug both the top-level and the reused core partition.

After compilation you can verify the partition boundary ports in the Create Partition Boundary Ports report. This report appears in the In-System Debugging folder under **Synthesis** reports.
2.10.1.1.1. Developer Flow for Core Partition Reuse with Partition Boundary Ports

To prepare a design for debug with partition boundary ports in the Developer project:

1. Create a core partition.
   In a synthesized project, define a design partition for the core logic.
2. Create partition boundary ports.
3. Compile the design.
   If the QSF for the design contains the EXPORT_PARTITION_SNAPSHOT_SYNTHESIZED or the EXPORT_PARTITION_SNAPSHOT_FINAL assignments, the Compiler automatically generates a .qdb in the output_files directory.
4. Optionally, check the compilation report to find a list of partition boundary ports.
5. If the compilation does not generate the .qdb file automatically, click Project ➤ Export Design Partition.
   By default, the .qdb file includes any Signal Tap HDL instances associated to the partition, unless you remove them, recompile the core, and re-export.
6. Create the black box file.
   The black box file contains only port and module or entity definitions, without any logic.
7. Copy files to the Consumer project.
   Include the .qdb file, black box file, and any other data you require.

Optionally, you can verify signals in the root and core partitions in the Developer project with the Signal Tap logic analyzer.

For detailed instructions on each step, refer to Core Partition Reuse Debug—Developer in AN 847: Signal Tap Tutorial with Design Block Reuse for Intel Arria 10 FPGA Development Board.

Related Information
- Creating Design Partitions
  In Intel Quartus Prime Pro Edition User Guide: Block-Based Design
- Core Partition Reuse Debug—Developer
  In AN 847: Signal Tap Tutorial with Design Block Reuse for Intel Arria 10 FPGA Development Board

2.10.1.1.2. Consumer Flow for Core Partition Reuse with Partition Boundary Ports

To debug a Consumer Project that instantiates a reused partition with partition boundary ports, with the Signal Tap logic analyzer:

1. Add the black-box file generated in the Developer project and run synthesis.
2. Create a Signal Tap file by instantiating a Signal Tap HDL instance in the top level partition or with the Signal Tap GUI.
3. From the reused core partition, connect the partition boundary ports to the HDL instance or add post-synthesis or post-fit Signal Tap nodes to the GUI.
4. Create a partition and assign .qdb file.
5. Compile the design.
6. Program device.
7. Perform data acquisition.

For detailed instructions on each step, refer to Core Partition Reuse Debug—Consumer in AN 847: Signal Tap Tutorial with Design Block Reuse for Intel Arria 10 FPGA Development Board.

Related Information
Core Partition Reuse Debug—Consumer
In AN 847: Signal Tap Tutorial with Design Block Reuse for Intel Arria 10 FPGA Development Board

2.10.1.2. Signal Tap HDL Instance

In the Developer project, you create a Signal Tap HDL instance in the reusable core partition and connect the signals of interest to that instance. The Compiler ensures top level visibility of Signal Tap instances inside partitions. Since the root partition and the core partition have separated HDL instances, the Signal Tap files are also separate.

The Consumer must generate one Signal Tap file for each HDL instance present in the design.

2.10.1.2.1. Developer Flow for Core Partition Reuse with Signal Tap HDL Instances

To prepare a design for core partition debug with Signal Tap HDL instances in the Developer project:
1. Create a core partition.
   In a synthesized project, define a design partition for the core logic.
2. Add a Signal Tap HDL instance to the core partition.
3. Add nodes of interest in the core partition to the Signal Tap HDL instance, and save in a .stp file.
   Note: Do not tap signals from the root level partition in the instance located in the core.
4. Compile the design.
   If the QSF for the design contains the EXPORT_PARTITION_SNAPSHOT_SYNTHESIZED or the EXPORT_PARTITION_SNAPSHOT_FINAL assignments, the Compiler automatically generates a .qdb in the output_files directory.
5. If the compilation does not generate the .qdb file automatically, click Project ➤ Export Design Partition.
   By default, the .qdb file includes any Signal Tap HDL instances associated to the partition, unless you remove them, recompile the core, and re-export.
6. Create the black box file.
   The black box file contains only port and module or entity definitions, without any logic.
7. Copy files to the Consumer project.
   Include the .qdb file, black box file, and any other data you require.
Besides setting up the core partition for verification in the Consumer project, you can debug the core partition or the root partition with the Signal Tap logic analyzer on the Developer project.

### 2.10.1.2.2. Consumer Flow for Core Partition Reuse with Signal Tap HDL Instances

To debug a Consumer Project that instantiates a reused partition with Signal Tap HDL instances:

1. Add the black-box file generated in the Developer project and run synthesis.
2. Create a partition and assign `.qdb` file.
3. Create a Signal Tap file for the top-level partition by either instantiating a Signal Tap HDL instance in the top-level partition or with the Signal Tap GUI.
4. Compile the design.
5. Generate a Signal Tap file for the Reused Core Partition using the `quartus_stp` command.
6. Program device.
7. Perform hardware verification of top-level partition with the Signal Tap instance defined in Step 3.
8. Perform hardware verification of the Reused Core Partition with the Signal Tap instance defined in Step 5.

### 2.10.2. Signal Tap with Root Partition Reuse

In designs with root partition reuse you enable debugging of the root partition and the core partition independently, with separate `.stp` files in each partition. In the Developer project you add Signal Tap to the root partition. Additionally, you extend the debug fabric into the reserved core partition with a debug bridge. This bridge allows subsequent instantiation of Signal Tap in the core partition in Consumer projects.

The debug bridge requires instantiation of the SLD JTAG Bridge Agent Intel FPGA IP and SLD JTAG Bridge Host Intel FPGA IP pair for each reserved core boundary in the design. You instantiate the SLD JTAG Bridge Agent IP in the root partition, and the SLD JTAG Bridge Host IP in the core partition.

**Figure 67. Debug Setup with Reused Root Partition**

![Debug Setup with Reused Root Partition Diagram]
For details about the debug bridge, refer to the SLD JTAG Bridge in the System Debugging Tools Overview chapter.

**Related Information**

SLD JTAG Bridge on page 16

### 2.10.2.1. Developer Flow for Root Partition Reuse

In the Developer project you generate a reusable root partition and instantiate a SLD JTAG Bridge. This setup allows subsequent verification of core partitions.

1. Create a reserved core partition and define a Logic Lock region.
2. Generate and instantiate SLD JTAG Bridge Agent in the root partition.
   The combination of agent and host allows debugging the reserved core partition in Consumer projects.
3. Generate and instantiate the SLD JTAG Bridge Host in the reserved core partition.
4. Add Signal Tap to the root partition and tap signals of interest.
   This action allows debugging the root partition in the Developer and Consumer projects.
5. Compile, export the root partition at synthesized or final snapshot, and copy files to the Consumer project.
   The files that you must copy to the Consumer project depend on the design's target device:
   - In designs targeting the Intel Arria 10 device family, copy `.qdb` and `.sdc` files.
   - In designs targeting the Intel Stratix 10 device family copy the `.qdb` file.
   In designs with multiple child partitions, you must provide the hierarchy path and the associated index of the JTAG Bridge Instance Agents in the design to the Consumer.

Optionally, you can verify the design in the Developer project.

For detailed instructions on each step, refer to Root Partition Reuse Debug—Developer in AN 847: Signal Tap Tutorial with Design Block Reuse for Intel Arria 10 FPGA Development Board.

**Related Information**

Root Partition Reuse Debug—Developer

In AN 847: Signal Tap Tutorial with Design Block Reuse for Intel Arria 10 FPGA Development Board

### 2.10.2.2. Consumer Flow for Root Partition Reuse

The Consumer project receives either the synthesized or the final top-level, placed, and routed root partition from the Developer project. The file includes Signal Tap connected to signals in the root partition and the SLD JTAG Bridge Agent IP, which allows debugging logic in the core partition.
To perform Signal Tap verification in a design with a reused root partition:
1. Add files to Customer project.
2. Generate and instantiate the SLD JTAG Bridge Host in the core partition.
3. Synthesize.
4. Create a Signal Tap instance in the core partition with HDL or the Signal Tap GUI, and add pre-synthesis signals.
   
   Note: You can only tap signals in the core partition.
5. Compile the design.
6. Generate a Signal Tap file for the Reused Root Partition with the quartus_stp command.
7. Program device.
8. Perform hardware verification of Reserved Core Partition with Signal Tap instance defined in Step 3.

For detailed instructions on each step, refer to Root Partition Reuse Debug—Consumer in AN 847: Signal Tap Tutorial with Design Block Reuse for Intel Arria 10 FPGA Development Board.

Related Information
Root Partition Reuse Debug—Consumer
   In AN 847: Signal Tap Tutorial with Design Block Reuse for Intel Arria 10 FPGA Development Board

2.10.3. Debugging Imported Snapshots

In Consumer projects you import a .qdb file containing a snapshot of a reusable partition. Depending on the snapshot type you may add more signals for debug in the Signal Tap logic analyzer.

Important: As a best practice, specify the signals of interest for debug in the Developer project.

Adding new signals to a Signal Tap instance in a reused partition requires allowing the Fitter to connect and route these signals. This is only possible when:

- The reused partition contains the Synthesis snapshot—Reused partitions that contain the placed or final snapshot do not allow adding more signals to the Signal Tap instance, because you cannot create additional boundary ports.
- The signal that you want to tap is post-fit—Adding pre-synthesis Signal Tap signals is not possible, because that requires resynthesis of the partition.

Related Information
Signals Unavailable for Signal Tap Debugging on page 30

2.10.3.1. Debugging the Synthesis Snapshot with Post-Fit Nodes

In the Consumer project, you can add post-fit signals for debug in the Signal Tap logic analyzer when you import a Synthesis snapshot.
To tap the post-fit nodes in the Consumer project:
1. Compile the partition through the Fitter stage in the Consumer project.
2. Add Signal Tap to the Consumer design and add the post-fit Signal Tap nodes.
3. Recompile the design from the Place stage by clicking Processing ➤ Start ➤ Start Fitter (Place).

The Fitter attaches the Signal Tap nodes to the existing synthesized nodes.

2.11. Other Features

The Signal Tap logic analyzer provides optional features not specific to a task flow. The following techniques can offer advantages in specific scenarios.

2.11.1. Creating Signal Tap File from Design Instances

In addition to providing GUI support for generation of .stp files, the Intel Quartus Prime software supports generation of a Signal Tap instance from logic defined in HDL source files. This technique is helpful to modify runtime configurable trigger conditions, acquire data, and view acquired data on the data log via Signal Tap utilities.

2.11.1.1. Creating a .stp File from a Design Instance

To generate a .stp file from parameterized HDL instances within your design:
1. Open or create an Intel Quartus Prime project that includes one or more HDL instances of the Signal Tap logic analyzer.
2. Click Processing ➤ Start ➤ Start Analysis & Synthesis.
3. Click File ➤ Create/Update ➤ Create Signal Tap File from Design Instance(s).
4. Specify a location for the .stp file that generates, and click Save.

Figure 68. Create Signal Tap File from Design Instances Dialog Box
Note: If your project contains partial reconfiguration partitions, the Create Signal Tap File from Design Instance(s) dialog box displays a tree view of the PR partitions in the project. Select a partition from the view, and click Create Signal Tap file. The resultant .stp file that generates contains all HDL instances in the corresponding PR partition. The resultant .stp file does not include the instances in any nested partial reconfiguration partition.

Figure 69. Selecting Partition for .stp File Generation

After successful .stp file creation, the Signal Tap Logic Analyzer appears. All the fields are read-only, except runtime-configurable trigger conditions.

Figure 70. Generated .stp File
2.11.2. Using the Signal Tap MATLAB MEX Function to Capture Data

When you use MATLAB for DSP design, you can acquire data from the Signal Tap logic analyzer directly into a matrix in the MATLAB environment by calling the MATLAB MEX function `alt_signaltap_run`, built into the Intel Quartus Prime software. If you use the MATLAB MEX function in a loop, you can perform as many acquisitions in the same amount of time as you can when using Signal Tap in the Intel Quartus Prime software environment.

*Note:* The Signal Tap MATLAB MEX function is available in the Windows* version and Linux version of the Intel Quartus Prime software. This function is compatible with MATLAB Release 14 Original Release Version 7 and later.

To set up the Intel Quartus Prime software and the MATLAB environment to perform Signal Tap acquisitions:

1. In the Intel Quartus Prime software, create an `.stp` file.
2. In the node list in the Data tab of the Signal Tap logic analyzer Editor, organize the signals and groups of signals into the order in which you want them to appear in the MATLAB matrix.
   
   Each column of the imported matrix represents a single Signal Tap acquisition sample, while each row represents a signal or group of signals in the order you defined in the Data tab.

   *Note:* Signal groups that the Signal Tap logic analyzer acquires and transfers into the MATLAB MEX function have a width limit of 32 signals. To use the MATLAB MEX function with a bus or signal group that contains more than 32 signals, split the group into smaller groups that do not exceed the limit.

3. Save the `.stp` file and compile your design. Program your device and run the Signal Tap logic analyzer to ensure your trigger conditions and signal acquisition work correctly.

4. In the MATLAB environment, add the Intel Quartus Prime binary directory to your path with the following command:

   ```matlab
   addpath <Quartus install directory>\win
   ```

   You can view the help file for the MEX function by entering the following command in MATLAB without any operators:

   ```matlab
   alt_signaltap_run
   ```

5. Use the MATLAB MEX function to open the JTAG connection to the device and run the Signal Tap logic analyzer to acquire data. When you finish acquiring data, close the JTAG connection.

   To open the JTAG connection and begin acquiring captured data directly into a MATLAB matrix called `stp`, use the following command:

   ```matlab
   stp = alt_signaltap_run
   ("<stp filename>",
   {'signed' | 'unsigned'},
   ['<instance names>'],
   ['<signalset name>'],
   '<trigger name>');
   ```
When capturing data, you must assign a filename, for example, `<stp filename>` as a requirement of the MATLAB MEX function. Other MATLAB MEX function options are described in the table:

<table>
<thead>
<tr>
<th>Table 15. Signal Tap MATLAB MEX Function Options</th>
</tr>
</thead>
<tbody>
<tr>
<td><strong>Option</strong></td>
</tr>
<tr>
<td>signed</td>
</tr>
<tr>
<td>unsigned</td>
</tr>
</tbody>
</table>

| <instance name> | | 'auto_signaltap_0' | Specify a Signal Tap instance if more than one instance is defined. The default is the first instance in the .stp, `auto_signaltap_0`. |

| <signal set name> | | <trigger name> | | 'my_signalset' | 'my_trigger' | Specify the signal set and trigger from the Signal Tap data log if multiple configurations are present in the .stp. The default is the active signal set and trigger in the file. |

During data acquisition, you can enable or disable verbose mode to see the status of the logic analyzer. To enable or disable verbose mode, use the following commands:

```
alt_signaltap_run('VERBOSE_ON'); alt_signaltap_run('VERBOSE_OFF');
```

When you finish acquiring data, close the JTAG connection with the following command:

```
alt_signaltap_run('END_CONNECTION');
```

For more information about the use of MATLAB MEX functions in MATLAB, refer to the MATLAB Help.

### 2.11.3. Using Signal Tap in a Lab Environment

You can install a stand-alone version of the Signal Tap Logic Analyzer. This version is particularly useful in a lab environment in which you do not have a workstation that meets the requirements for a complete Intel Quartus Prime installation, or if you do not have a license for a full installation of the Intel Quartus Prime software. The standalone version of the Signal Tap Logic Analyzer is included with and requires the Intel Quartus Prime stand-alone Programmer which is available from the Downloads page of the Intel website.

### 2.11.4. Remote Debugging Using the Signal Tap Logic Analyzer

#### 2.11.4.1. Debugging Using a Local PC and an SoC

You can use the System Console with Signal Tap Logic Analyzer to remote debug your Intel FPGA SoC. This method requires one local PC, an existing TCP/IP connection, a programming device at the remote location, and an Intel FPGA SoC.

#### 2.11.4.2. Debugging Using a Local PC and a Remote PC

You can use the Signal Tap Logic Analyzer to debug a design that is running on a device attached to a PC in a remote location.
To perform a remote debugging session, you must have the following setup:

- The Intel Quartus Prime software installed on the local PC
- Stand-alone Signal Tap Logic Analyzer or the full version of the Intel Quartus Prime software installed on the remote PC
- Programming hardware connected to the device on the PCB at the remote location
- TCP/IP protocol connection

2.11.4.2.1. Equipment Setup

1. On the PC in the remote location, install the standalone version of the Signal Tap logic analyzer, included in the Intel Quartus Prime stand-alone Programmer, or the full version of the Intel Quartus Prime software.
2. Connect the remote computer to Intel programming hardware, such as the Intel FPGA Ethernet Cable or Intel FPGA Download Cable.
3. On the local PC, install the full version of the Intel Quartus Prime software.
4. Connect the local PC to the remote PC across a LAN with the TCP/IP protocol.

2.11.5. Using the Signal Tap Logic Analyzer in Devices with Configuration Bitstream Security

Certain device families support bitstream decryption during configuration using an on-device AES decryption engine. You can still use the Signal Tap Logic Analyzer to analyze functional data within the FPGA. However, note that JTAG configuration is not possible after the security key has been programmed into the device.

Intel FPGA recommends that you use an unencrypted bitstream during the prototype and debugging phases of the design. Using an unencrypted bitstream allows you to generate new programming files and reconfigure the device over the JTAG connection during the debugging cycle.

If you must use the Signal Tap Logic Analyzer with an encrypted bitstream, first configure the device with an encrypted configuration file using Passive Serial (PS), Fast Passive Parallel (FPP), or Active Serial (AS) configuration modes. The design must contain at least one instance of the Signal Tap Logic Analyzer. After the FPGA is configured with a Signal Tap Logic Analyzer instance in the design, when you open the Signal Tap Logic Analyzer in the Intel Quartus Prime software, you then scan the chain and are ready to acquire data with the JTAG connection.

2.11.6. Monitor FPGA Resources Used by the Signal Tap Logic Analyzer

The Signal Tap logic analyzer has a built-in resource estimator that calculates the logic resources and amount of memory that each logic analyzer instance uses. Furthermore, because the most demanding on-chip resource for the logic analyzer is memory usage, the resource estimator reports the ratio of total RAM usage in your design to the total amount of RAM available, given the results of the last compilation. The resource estimator provides a warning if a potential for a "no-fit" occurs.

You can see resource usage (by instance and total) in the columns of the Instance Manager pane of the Signal Tap logic analyzer Editor. Use this feature when you know that your design is running low on resources.
The logic element value that the resource usage estimator reports may vary by as much as 10% from the actual resource usage.

2.12. Design Example: Using Signal Tap Logic Analyzers

The system in this example contains many components, including a Nios processor, a direct memory access (DMA) controller, on-chip memory, and an interface to external SDRAM memory. After you press a button, the processor initiates a DMA transfer, which you analyze using the Signal Tap Logic Analyzer. In this example, the Nios processor executes a simple C program from on-chip memory and waits for you to press a button.

Related Information
AN 446: Debugging Nios II Systems with the Signal Tap Embedded Logic Analyzer application note

2.13. Custom Triggering Flow Application Examples

The custom triggering flow in the Signal Tap Logic Analyzer is most useful for organizing a number of triggering conditions and for precise control over the acquisition buffer. This section provides two application examples for defining a custom triggering flow within the Signal Tap Logic Analyzer. Both examples can be easily copied and pasted directly into the state machine description box by using the state display mode All states in one window.

Related Information
On-chip Debugging Design Examples website

2.13.1. Design Example 1: Specifying a Custom Trigger Position

Actions to the acquisition buffer can accept an optional post-count argument. This post-count argument enables you to define a custom triggering position for each segment in the acquisition buffer.

The example shows how to apply a trigger position to all segments in the acquisition buffer. The example describes a triggering flow for an acquisition buffer split into four segments. If each acquisition segment is 64 samples in depth, the trigger position for each buffer is at sample #34. The acquisition stops after all segments are filled once.

```plaintext
if (c1 == 3 && condition1)
    trigger 30;
else if ( condition1 )
begin
    segment_trigger 30;
    increment c1;
end
```

Each segment acts as a non-segmented buffer that continuously updates the memory contents with the signal values.

The Data tab displays the last acquisition before stopping the buffer as the last sample number in the affected segment. The trigger position in the affected segment is then defined by $N - \text{post count fill}$, where $N$ is the number of samples per segment.
2.13.2. Design Example 2: Trigger When triggercond1 Occurs Ten Times between triggercond2 and triggercond3

The custom trigger flow description is often useful to count a sequence of events before triggering the acquisition buffer. The example shows such a sample flow. This example uses three basic triggering conditions configured in the Signal Tap Setup tab.

This example triggers the acquisition buffer when condition1 occurs after condition3 and occurs ten times prior to condition3. If condition3 occurs prior to ten repetitions of condition1, the state machine transitions to a permanent wait state.

```plaintext
state ST1:
  if ( condition2 )
  begin
    reset c1;
    goto ST2;
  end

state ST2:
  if ( condition1 )
    increment c1;
  else if (condition3 && c1 < 10)
    goto ST3;
  else if ( condition3 && c1 >= 10)
    trigger;

state ST3:
  goto ST3;
```

2.14. Signal Tap Scripting Support

The Intel Quartus Prime supports automating Signal Tap procedures in a scripting environment, as Tcl scripts or through the quartus_stp executable. For detailed information about scripting command options, refer to the Intel Quartus Prime Command-Line and Tcl API Help browser. To run the Help browser, type `quartus_sh --qhelp` at the command prompt.

You can use the following options with the `quartus_stp` executable:

<table>
<thead>
<tr>
<th>Option</th>
<th>Usage</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td><code>--stp_file &lt;stp_filename&gt;</code></td>
<td>Required</td>
<td>Specifies the name of the .stp file.</td>
</tr>
<tr>
<td><code>--enable</code></td>
<td>Optional</td>
<td>Sets the ENABLE_SIGNALTAP option to ON in the project's .qsf file, so the Signal Tap logic analyzer runs in the next compilation. If you omit this option, the Intel Quartus Prime software uses the current value of ENABLE_SIGNALTAP in the .qsf file. Writes subsequent Signal Tap assignments to the .stp that appears in the .qsf file. If the .qsf file does not specify a .stp file, you must use the <code>--stp_file</code> option.</td>
</tr>
<tr>
<td><code>--disable</code></td>
<td>Optional</td>
<td>Sets the ENABLE_SIGNALTAP option to OFF in the project's .qsf file, so the Signal Tap logic analyzer does not in the next compilation. If you omit the <code>--disable</code> option, the Intel Quartus Prime software uses the current value of ENABLE_SIGNALTAP in the .qsf file.</td>
</tr>
</tbody>
</table>

2.14.2. Data Capture from the Command Line

The `quartus_stp` executable supports a Tcl interface that allows you to capture data without running the Intel Quartus Prime GUI.

**Note:**
You cannot execute Signal Tap Tcl commands from within the Tcl console in the Intel Quartus Prime software.

To execute a Tcl script containing Signal Tap logic analyzer Tcl commands, use:

```
quartus_stp -t <Tcl file>
```

**Example 5. Continuously Capturing Data**

This excerpt shows commands you can use to continuously capture data. Once the capture meets trigger condition `e`, the Signal Tap logic analyzer starts the capture and stores the data in the data log.

```
# Open Signal Tap session
open_session -name stp1.stp
### Start acquisition of instances auto_signaltap_0 and auto_signaltap_1 at the same time
# Calling run_multiple_end starts all instances
run_multiple_start
run -instance auto_signaltap_0 -signal_set signal_set_1 -trigger \ trigger_1 -data_log log_1 -timeout 5
run -instance auto_signaltap_1 -signal_set signal_set_1 -trigger \ trigger_1 -data_log log_1 -timeout 5
```
2. Design Debugging with the Signal Tap Logic Analyzer

2.15. Design Debugging with the Signal Tap Logic Analyzer Revision History

The following revision history applies to this chapter:

<table>
<thead>
<tr>
<th>Document Version</th>
<th>Intel Quartus Prime Version</th>
<th>Changes</th>
</tr>
</thead>
<tbody>
<tr>
<td>2019.06.11</td>
<td>18.1.0</td>
<td>Added more explanation to Figure 22 on page 38 about continuous and input mode.</td>
</tr>
<tr>
<td>2019.05.01</td>
<td>18.1.0</td>
<td>In Adding Signals with a Plug-In topic, removed outdated information from step 1 about turning on Create debugging nodes for IP cores.</td>
</tr>
</tbody>
</table>
| 2018.09.24       | 18.1.0                      | • Added content about debugging designs in block-based flows.  
                   |                             | • Renamed topic: Untappable Signals to Signals Unavailable for Signal Tap Debugging. |
| 2018.07.30       | 18.0.0                      | Updated Partial Reconfiguration sections to reflect changes in the PR flow. |
| 2018.05.07       | 18.0.0                      | • Added note stating Signal Tap IP not optimized for Stratix 10 Devices.  
                   |                             | • Moved information about debug fabric on PR designs to the System Debugging Tools Overview chapter.  
                   |                             | • Removed restrictions of Rapid Recompile support for Intel Stratix 10 devices. |
| 2017.11.06       | 17.1.0                      | • Added support for Incremental Routing in Intel Stratix 10 devices.  
                   |                             | • Removed unsupported FSM auto detection.  
                   |                             | • Clarified information about the Data Log Pane.  
                   |                             | • Updated Figure: Data Log and renamed to Simple Data Log.  
                   |                             | • Added Figure: Accessing the Advanced Trigger Condition Tab.  
                   |                             | • Removed outdated information about command-line flow. |
| 2017.05.08       | 17.0.0                      | • Added: Open Standalone Signal Tap Logic Analyzer GUI.  
                   |                             | • Added: Debugging Partial Reconfiguration Designs Using Signal Tap Logic Analyzer.  
                   |                             | • Updated figures on Create Signal Tap File from Design Instance(s). |
| 2016.10.31       | 16.1.0                      | • Implemented Intel rebranding.  
                   |                             | • Added: Create SignalTap II File from Design Instance(s).  
                   |                             | • Removed reference to unsupported Talkback feature. |
| 2016.05.03       | 16.0.0                      | • Added: Specifying the Pipeline Factor  
                   |                             | • Added: Comparison Trigger Conditions |
| 2015.11.02       | 15.1.0                      | • Changed instances of Quartus II to Intel Quartus Prime.  
                   |                             | • Updated content to reflect SignalTap II support in Intel Quartus Prime Pro Edition |

continued...
<table>
<thead>
<tr>
<th>Document Version</th>
<th>Intel Quartus Prime Version</th>
<th>Changes</th>
</tr>
</thead>
<tbody>
<tr>
<td>2015.05.04</td>
<td>15.0.0</td>
<td>Added content for Floating Point Display Format in table: SignalTap II Logic Analyzer Features and Benefits.</td>
</tr>
<tr>
<td>December 2014</td>
<td>14.1.0</td>
<td>• Added MAX 10 as supported device.</td>
</tr>
<tr>
<td></td>
<td></td>
<td>• Removed Full Incremental Compilation setting and Post-Fit (Strict) netlist type setting information.</td>
</tr>
<tr>
<td></td>
<td></td>
<td>• Removed outdated GUI images from &quot;Using Incremental Compilation with the SignalTap II Logic Analyzer&quot; section.</td>
</tr>
<tr>
<td>June 2014</td>
<td>14.0.0</td>
<td>• DITA conversion.</td>
</tr>
<tr>
<td></td>
<td></td>
<td>• Replaced MegaWizard Plug-In Manager and Megafunction content with IP Catalog and parameter editor content.</td>
</tr>
<tr>
<td></td>
<td></td>
<td>• Added flows for custom trigger HDL object, Incremental Route with Rapid Recompile, and nested groups with Basic OR.</td>
</tr>
<tr>
<td></td>
<td></td>
<td>• GUI changes: toolbar, drag to zoom, disable/enable instance, trigger log time-stamping.</td>
</tr>
<tr>
<td>November 2013</td>
<td>13.1.0</td>
<td>Removed HardCopy material. Added section on using cross-triggering with DS-5 tool and added link to white paper 01198. Added section on remote debugging an Altera SoC and added link to application note 693. Updated support for MEX function.</td>
</tr>
<tr>
<td>May 2013</td>
<td>13.0.0</td>
<td>• Added recommendation to use the state-based flow for segmented buffers with separate trigger conditions, information about Basic OR trigger condition, and hard processor system (HPS) external triggers.</td>
</tr>
<tr>
<td>June 2012</td>
<td>12.0.0</td>
<td>Updated Figure 13–5 on page 13–16 and &quot;Adding Signals to the SignalTap II File&quot; on page 13–10.</td>
</tr>
<tr>
<td>November 2011</td>
<td>11.0.1</td>
<td>Template update.</td>
</tr>
<tr>
<td></td>
<td></td>
<td>Minor editorial updates.</td>
</tr>
<tr>
<td>May 2011</td>
<td>11.0.0</td>
<td>Updated the requirement for the standalone SignalTap II software.</td>
</tr>
<tr>
<td>December 2010</td>
<td>10.0.1</td>
<td>Changed to new document template.</td>
</tr>
<tr>
<td>July 2010</td>
<td>10.0.0</td>
<td>• Add new acquisition buffer content to the &quot;View, Analyze, and Use Captured Data&quot; section.</td>
</tr>
<tr>
<td></td>
<td></td>
<td>• Added script sample for generating hexadecimal CRC values in programmed devices.</td>
</tr>
<tr>
<td></td>
<td></td>
<td>• Created cross references to Quartus II Help for duplicated procedural content.</td>
</tr>
<tr>
<td>November 2009</td>
<td>9.1.0</td>
<td>No change to content.</td>
</tr>
<tr>
<td>March 2009</td>
<td>9.0.0</td>
<td>• Updated Table 13–1</td>
</tr>
<tr>
<td></td>
<td></td>
<td>• Updated “Using Incremental Compilation with the SignalTap II Logic Analyzer” on page 13–45</td>
</tr>
<tr>
<td></td>
<td></td>
<td>• Added new Figure 13–33</td>
</tr>
<tr>
<td></td>
<td></td>
<td>• Made minor editorial updates</td>
</tr>
<tr>
<td>November 2008</td>
<td>8.1.0</td>
<td>Updated for the Quartus II software version 8.1 release:</td>
</tr>
<tr>
<td></td>
<td></td>
<td>• Added new section &quot;Using the Storage Qualifier Feature&quot; on page 14–25</td>
</tr>
<tr>
<td></td>
<td></td>
<td>• Added description of start_store and stop_store commands in section &quot;Trigger Condition Flow Control&quot; on page 14–36</td>
</tr>
<tr>
<td></td>
<td></td>
<td>• Added new section &quot;Runtime Reconfigurable Options&quot; on page 14–63</td>
</tr>
<tr>
<td>May 2008</td>
<td>8.0.0</td>
<td>Updated for the Quartus II software version 8.0:</td>
</tr>
</tbody>
</table>

Send Feedback
2. Design Debugging with the Signal Tap Logic Analyzer

<table>
<thead>
<tr>
<th>Document Version</th>
<th>Intel Quartus Prime Version</th>
<th>Changes</th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
<td></td>
<td>• Added &quot;Debugging Finite State machines&quot; on page 14-24</td>
</tr>
<tr>
<td></td>
<td></td>
<td>• Documented various GUI usability enhancements, including improvements to the resource estimator, the bus find feature, and the dynamic display updates to the counter and flag resources in the State-based trigger flow control tab</td>
</tr>
<tr>
<td></td>
<td></td>
<td>• Added &quot;Capturing Data Using Segmented Buffers&quot; on page 14–16</td>
</tr>
<tr>
<td></td>
<td></td>
<td>• Added hyperlinks to referenced documents throughout the chapter</td>
</tr>
<tr>
<td></td>
<td></td>
<td>• Minor editorial updates</td>
</tr>
</tbody>
</table>

Related Information

Documentation Archive

For previous versions of the Intel Quartus Prime Handbook, search the documentation archives.
3. Quick Design Verification with Signal Probe

This chapter showcases a debugging technique that provides early access to internal device signals without affecting the design.

The Signal Probe feature in the Intel Quartus Prime Pro Edition software allows you to route an internal node to a top-level I/O. When you start with a fully routed design, you can select and route debugging signals to I/O pins that you previously reserve or are currently unused.

During Rapid Recompile, the Compiler reuses previous synthesis and fitting results whenever possible, and does not reprocess unchanged design blocks. When you make small design changes, using Rapid Recompile reduces timing variations and the total recompilation time.

The Intel Quartus Prime Pro Edition Signal Probe feature supports the Intel Arria 10 and Intel Stratix 10 device families.

Related Information
System Debugging Tools Overview on page 7

3.1. Debug Flow with Signal Probe and Rapid Recompile

To add verification capabilities to a design using Signal Probe routing feature:

Reserve Signal Probe Pins on page 103
Compile the Design on page 104
Assign Nodes to Signal Probe Pins on page 104
Recompile the Design on page 104
Check Connection Table in Fitter Report on page 105

3.1.1. Reserve Signal Probe Pins

You create and reserve a pin for Signal Probe with a Tcl command:

```
set_global_assignment -name CREATE_SIGNALPROBE_PIN <pin_name>
```

*pin_name* Specifies the name of the Signal Probe pin.

Optionally, you can assign locations for the Signal Probe pins. If you do not assign a location, the Fitter places the pins automatically.

**Note:** If from the onset of the debugging process you know which internal signals you want to route, you can reserve pins and assign nodes before compilation. This early assignment removes the recompilation step from the flow.
Example 6. Tcl Command to Reserve Signal Probe Pins

```tcl
set_global_assignment -name CREATE_SIGNALPROBE_PIN wizard
set_global_assignment -name CREATE_SIGNALPROBE_PIN probey
```

**Related Information**

Constraining Designs with Tcl Scripts

### 3.1.2. Compile the Design

Perform a full compilation of the design. You can use Intel Quartus Prime software, a command line executable, or a Tcl command.

Example 7. Tcl Command to Compile the Design

```tcl
execute_flow -compile
```

At this point in the design flow you determine the nodes you want to debug.

**Related Information**

Design Compilation
In *Intel Quartus Prime Pro Edition User Guide: Compiler*

### 3.1.3. Assign Nodes to Signal Probe Pins

You can assign any node in the post-compilation netlist to a Signal Probe pin. In Intel Quartus Prime software, click View ➤ Node Finder, and filter by Signal Tap: post-fitting to view the nodes you can route.

You specify the node that connects to a Signal Probe pin with a Tcl command:

```tcl
set_instance_assignment -name CONNECT_SIGNALPROBE_PIN <pin_name> -to <node_name>
```

- **pin_name**  Specifies the name of the Signal Probe pin that connects to the node.
- **node_name**  Specifies the full hierarchy path of the node you want to route.

Example 8. Tcl Commands to Connect Pins to Internal Nodes

```tcl
# Make assignments to connect nodes of interest to pins
set_instance_assignment -name CONNECT_SIGNALPROBE_PIN wizard -to sprobe_me1
set_instance_assignment -name CONNECT_SIGNALPROBE_PIN probey -to sprobe_me2
```

### 3.1.4. Recompile the Design

After assigning nodes to the Signal Probe pins, run Rapid Recompile. Rapid Recompile preserves timing and reduces compilation time by reusing previous results whenever possible.

You can run Rapid Recompile from the Intel Quartus Prime software, a command line executable, or a Tcl script.
Example 9. Tcl Command to Recompile the Design

```tcl
# Run the fitter with --recompile to preserve timing
# and quickly connect the Signal Probe pins
execute_module -tool fit -args {--recompile}
```

After recompilation, you are ready to program the device and debug the design.

**Related Information**

**Using Rapid Recompile**
In *Intel Quartus Prime Pro Edition User Guide: Compiler*

### 3.1.5. Check Connection Table in Fitter Report

When you compile a design with Signal Probe pins, Intel Quartus Prime software generates a connection report table. To see this report, click **Processing ➤ Compilation Report**, open the **Fitter ➤ In-System Debugging** folder, and click **Connections to Signal Probe pins**.

The **Status** column informs whether or not the routing attempt from the nodes to the Signal Probe pins succeeded.

<table>
<thead>
<tr>
<th>Status</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>Connected</td>
<td>Routing succeeded.</td>
</tr>
<tr>
<td>Unconnected</td>
<td>Routing did not succeed. Possible reasons are:</td>
</tr>
<tr>
<td></td>
<td>• Node belongs to an IO cell or another hard IP, thus cannot be routed.</td>
</tr>
<tr>
<td></td>
<td>• Node hierarchy path does not exist in the design.</td>
</tr>
<tr>
<td></td>
<td>• Node is not <strong>Signal Tap: post-fitting</strong>.</td>
</tr>
</tbody>
</table>

**Example 10. Connections to Signal Probe Pins in the Compilation Report**

Alternatively, you can find the Signal Probe connection information in the Fitter report file (`<project_name>.fit.rpt`).

**Example 11. Connections to Signal Probe Pins in top.fit.rpt**

```tcl
; Connections to Signal Probe pins                     ;
+----------------------------------------------------------------------------------------------+
| Signal Probe Pin Name : probey                       |
+------------------------------+----------------------------------------------------------------------------------------------+
Status                : Connected
Attempted Connection  : sprobe_me2
Actual Connection     : sprobe_me2
Details               :

Signal Probe Pin Name : wizard
Status                : Connected
Attempted Connection  : sprobe_me1
Actual Connection     : sprobe_me1
Details               :
+-------------------------------------------------------------------------------
-+

Related Information

- Signals Unavailable for Signal Tap Debugging on page 30
- Text-Based Report Files
  In Intel Quartus Prime Pro Edition User Guide: Scripting

3.2. Quick Design Verification with Signal Probe Revision History

<table>
<thead>
<tr>
<th>Document Version</th>
<th>Intel Quartus Prime Version</th>
<th>Changes</th>
</tr>
</thead>
<tbody>
<tr>
<td>2018.05.07</td>
<td>18.0.0</td>
<td>Initial release for Intel Quartus Prime Pro Edition software.</td>
</tr>
</tbody>
</table>
4. In-System Debugging Using External Logic Analyzers

4.1. About the Intel Quartus Prime Logic Analyzer Interface

The Intel Quartus Prime Logic Analyzer Interface (LAI) allows you to use an external logic analyzer and a minimal number of Intel-supported device I/O pins to examine the behavior of internal signals while your design is running at full speed on your Intel-supported device.

The LAI connects a large set of internal device signals to a small number of output pins. You can connect these output pins to an external logic analyzer for debugging purposes. In the Intel Quartus Prime LAI, the internal signals are grouped together, distributed to a user-configurable multiplexer, and then output to available I/O pins on your Intel-supported device. Instead of having a one-to-one relationship between internal signals and output pins, the Intel Quartus Prime LAI enables you to map many internal signals to a smaller number of output pins. The exact number of internal signals that you can map to an output pin varies based on the multiplexer settings in the Intel Quartus Prime LAI.

Note: The term “logic analyzer” when used in this document includes both logic analyzers and oscilloscopes equipped with digital channels, commonly referred to as mixed signal analyzers or MSOs.

The LAI does not support Hard Processor System (HPS) I/Os.

Related Information
Device Support Center

4.2. Choosing a Logic Analyzer

The Intel Quartus Prime software offers the following two general purpose on-chip debugging tools for debugging a large set of RTL signals from your design:

- The Signal Tap Logic Analyzer
- An external logic analyzer, which connects to internal signals in your Intel-supported device by using the Intel Quartus Prime LAI

Table 18. Comparing the Signal Tap Logic Analyzer with the Logic Analyzer Interface

<table>
<thead>
<tr>
<th>Feature</th>
<th>Description</th>
<th>Recommended Logic Analyzer</th>
</tr>
</thead>
<tbody>
<tr>
<td>Sample Depth</td>
<td>You have access to a wider sample depth with an external logic analyzer. In the Signal Tap Logic Analyzer, the maximum sample depth is set to</td>
<td>LAI</td>
</tr>
</tbody>
</table>

continued...
<table>
<thead>
<tr>
<th>Feature</th>
<th>Description</th>
<th>Recommended Logic Analyzer</th>
</tr>
</thead>
<tbody>
<tr>
<td>Debugging Timing Issues</td>
<td>Using an external logic analyzer provides you with access to a “timing” mode, which enables you to debug combined streams of data.</td>
<td>LAI</td>
</tr>
<tr>
<td>Performance</td>
<td>You frequently have limited routing resources available to place and route when you use the Signal Tap Logic Analyzer with your design. An external logic analyzer adds minimal logic, which removes resource limits on place-and-route.</td>
<td>LAI</td>
</tr>
<tr>
<td>Triggering Capability</td>
<td>The Signal Tap Logic Analyzer offers triggering capabilities that are comparable to external logic analyzers.</td>
<td>LAI or Signal Tap</td>
</tr>
<tr>
<td>Use of Output Pins</td>
<td>Using the Signal Tap Logic Analyzer, no additional output pins are required. Using an external logic analyzer requires the use of additional output pins.</td>
<td>Signal Tap</td>
</tr>
<tr>
<td>Acquisition Speed</td>
<td>With the Signal Tap Logic Analyzer, you can acquire data at speeds of over 200 MHz. You can achieve the same acquisition speeds with an external logic analyzer; however, you must consider signal integrity issues.</td>
<td>Signal Tap</td>
</tr>
</tbody>
</table>

### Related Information

**System Debugging Tools Overview** on page 7

### 4.2.1. Required Components

To perform analysis using the LAI you need the following components:

- Intel Quartus Prime software version 15.1 or later
- The device under test
- An external logic analyzer
- An Intel FPGA communications cable
- A cable to connect the Intel-supported device to the external logic analyzer
4. In-System Debugging Using External Logic Analyzers

4.3. Flow for Using the LAI

Figure 72. LAI and Hardware Setup

Notes to figure:
1. Configuration and control of the LAI using a computer loaded with the Intel Quartus Prime software via the JTAG port.
2. Configuration and control of the LAI using a third-party vendor logic analyzer via the JTAG port. Support varies by vendor.

Figure 73. LAI Workflow

Notes to figure:
1. Configuration and control of the LAI using a computer loaded with the Intel Quartus Prime software via the JTAG port.
2. Configuration and control of the LAI using a third-party vendor logic analyzer via the JTAG port. Support varies by vendor.
4.3.1. Defining Parameters for the Logic Analyzer Interface

The Logic Analyzer Interface Editor allows you to define the parameters of the LAI.

- Click Tools ➤ Logic Analyzer Interface Editor.

Figure 74. Logic Analyzer Interface Editor

- In the Setup View list, select Core Parameters.
- Specify the parameters of the LAI instance.

Related Information
LAI Core Parameters on page 113

4.3.2. Mapping the LAI File Pins to Available I/O Pins

To assign pin locations for the LAI:
1. Select Pins in the Setup View list
2. Double-click the **Location** column next to the reserved pins in the **Name** column, and select a pin from the list.

3. Right-click the selected pin and locate in the Pin Planner.

**Related Information**

Managing Device I/O Pins


### 4.3.3. Mapping Internal Signals to the LAI Banks

After specifying the number of banks to use in the **Core Parameters** settings page, you must assign internal signals for each bank in the LAI.

1. Click the **Setup View** arrow and select **Bank n** or **All Banks**.
2. To view all the bank connections, click **Setup View** and then select **All Banks**.
3. Before making bank assignments, right click the Node list and select **Add Nodes** to open the **Node Finder**.
4. Find the signals that you want to acquire.
5. Drag the signals from the **Node Finder** dialog box into the bank **Setup View**.
   - When adding signals, use **Signal Tap: pre-synthesis** for non-incrementally routed instances and **Signal Tap: post-fitting** for incrementally routed instances.
   - As you continue to make assignments in the bank **Setup View**, the schematic of the LAI in the **Logical View** pane begins to reflect the changes.
6. Continue making assignments for each bank in the **Setup View** until you add all the internal signals that you want to acquire.

**Related Information**

Node Finder Command

In *Intel Quartus Prime Help*

### 4.3.4. Compiling Your Intel Quartus Prime Project

After you save your `.lai` file, a dialog box prompts you to enable the Logic Analyzer Interface instance for the active project. Alternatively, you can define the `.lai` file your project uses in the **Global Project Settings** dialog box. After specifying the name of your `.lai` file, compile your project.
To verify the Logic Analyzer Interface is properly compiled with your project, open the Compilation Report tab and select Resource Utilization by Entity, nested under Partition "auto_fab_0". The LAI IP instance appears in the Compilation Hierarchy Node column, nested under the internal module of auto_fab_0.

![LAI Instance in Compilation Report](image)

**4.3.5. Programming Your Intel-Supported Device Using the LAI**

After compilation completes, you must configure your Intel-supported device before using the LAI.

You can use the LAI with multiple devices in your JTAG chain. Your JTAG chain can also consist of devices that do not support the LAI or non-Intel, JTAG-compliant devices. To use the LAI in more than one Intel-supported device, create an .lai file and configure an .lai file for each Intel-supported device that you want to analyze.

**4.4. Controlling the Active Bank During Runtime**

When you have programmed your Intel-supported device, you can control which bank you map to the reserved .lai file output pins. To control which bank you map, in the schematic in the Logical View, right-click the bank and click **Connect Bank**.

![Configuring Banks](image)

**4.4.1. Acquiring Data on Your Logic Analyzer**

To acquire data on your logic analyzer, you must establish a connection between your device and the external logic analyzer. For more information about this process and for guidelines about how to establish connections between debugging headers and logic analyzers, refer to the documentation for your logic analyzer.
4.5. LAI Core Parameters

The table lists the LAI file core parameters:

<table>
<thead>
<tr>
<th>Parameter</th>
<th>Range Value</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>Pin Count</td>
<td>1 - 255</td>
<td>Number of pins dedicated to the LAI. You must connect the pins to a debug header on the board. Within the device, the Compiler maps each pin to a user-configurable number of internal signals.</td>
</tr>
<tr>
<td>Bank Count</td>
<td>1 - 255</td>
<td>Number of internal signals that you want to map to each pin. For example, a Bank Count of 8 implies that you connect eight internal signals to each pin.</td>
</tr>
<tr>
<td>Output/Capture Mode</td>
<td></td>
<td>Specifies the acquisition mode. The two options are:</td>
</tr>
<tr>
<td>--------------------</td>
<td>-------------</td>
<td>---------------------------------------------------------------------------------------------------------------------------------------------</td>
</tr>
<tr>
<td></td>
<td></td>
<td>• Combinational/Timing—This acquisition mode uses the external logic analyzer’s internal clock to determine when to sample data.</td>
</tr>
<tr>
<td></td>
<td></td>
<td>This acquisition mode requires you to manually determine the sample frequency to debug and verify the system, because the data sampling is asynchronous to the Intel-supported device. This mode is effective if you want to measure timing information such as channel-to-channel skew. For more information about the sampling frequency and the speeds at which it can run, refer to the external logic analyzer’s data sheet.</td>
</tr>
<tr>
<td></td>
<td></td>
<td>• Registered/State—This acquisition mode determines when to sample from a signal on the system under test. Consequently, the data samples are synchronous with the Intel-supported device. The Registered/State mode provides a functional view of the Intel-supported device while it is running. This mode is effective when you verify the functionality of the design.</td>
</tr>
<tr>
<td>Clock</td>
<td></td>
<td>Specifies the sample clock. You can use any signal in the design as a sample clock. However, for best results, use a clock with an operating frequency fast enough to sample the data that you want to acquire.</td>
</tr>
<tr>
<td></td>
<td></td>
<td>Note: The Clock parameter is available only when Output/Capture Mode is set to Registered State.</td>
</tr>
<tr>
<td>Power-Up State</td>
<td></td>
<td>Specifies the power-up state of the pins designated for use with the LAI. You can select tri-stated for all pins, or selecting a particular bank that you enable.</td>
</tr>
</tbody>
</table>

Related Information
Defining Parameters for the Logic Analyzer Interface on page 110

4.6. In-System Debugging Using External Logic Analyzers Revision History

The following revision history applies to this chapter:

<table>
<thead>
<tr>
<th>Document Version</th>
<th>Intel Quartus Prime Version</th>
<th>Changes</th>
</tr>
</thead>
<tbody>
<tr>
<td>2018.05.07</td>
<td>18.0.0</td>
<td>Moved list of LAI File Core Parameters from Configuring the File Core Parameters to its own topic, and added links.</td>
</tr>
<tr>
<td>2017.05.08</td>
<td>17.0.0</td>
<td>Updated Compiling Your Intel Quartus Prime Project</td>
</tr>
<tr>
<td></td>
<td></td>
<td>Updated figure: LAI Instance in Compilation Report.</td>
</tr>
</tbody>
</table>

continued...
<table>
<thead>
<tr>
<th>Document Version</th>
<th>Intel Quartus Prime Version</th>
<th>Changes</th>
</tr>
</thead>
<tbody>
<tr>
<td>2016.10.31</td>
<td>16.1.0</td>
<td>• Implemented Intel rebranding.</td>
</tr>
<tr>
<td>2015.11.02</td>
<td>15.1.0</td>
<td>Changed instances of Quartus II to Intel Quartus Prime.</td>
</tr>
</tbody>
</table>
| June 2014        | 14.0.0                      | • Dita conversion  
|                  |                             | • Added limitation about HPS I/O support |
| June 2012        | 12.0.0                      | Removed survey link |
| November 2011    | 10.1.1                      | Changed to new document template |
| December 2010    | 10.1.0                      | • Minor editorial updates  
|                  |                             | • Changed to new document template |
| August 2010      | 10.0.1                      | Corrected links |
| July 2010        | 10.0.0                      | • Created links to the Intel Quartus Prime Help  
|                  |                             | • Editorial updates  
|                  |                             | • Removed Referenced Documents section |
| November 2009    | 9.1.0                       | • Removed references to APEX devices  
|                  |                             | • Editorial updates |
| March 2009       | 9.0.0                       | • Minor editorial updates  
|                  |                             | • Removed Figures 15–4, 15–5, and 15–11 from 8.1 version |
| November 2008    | 8.1.0                       | Changed to 8-1/2 x 11 page size. No change to content |
| May 2008         | 8.0.0                       | • Updated device support list on page 15–3  
|                  |                             | • Added links to referenced documents throughout the chapter  
|                  |                             | • Added "Referenced Documents"  
|                  |                             | • Added reference to Section V. In-System Debugging  
|                  |                             | • Minor editorial updates |

**Related Information**

Documentation Archive

For previous versions of the Intel Quartus Prime Handbook, search the documentation archives.
5. In-System Modification of Memory and Constants

The Intel Quartus Prime In-System Memory Content Editor (ISMCE) allows to view and update memories and constants at runtime through the JTAG interface. By testing changes to memory contents in the FPGA while the design is running, you can identify, test, and resolve issues.

The ability to read data from memories and constants can help you identify the source of problems, and the write capability allows you to bypass functional issues by writing expected data.

When you use the In-System Memory Content Editor in conjunction with the Signal Tap logic analyzer, you can view and debug your design in the hardware lab.

Related Information

- System Debugging Tools Overview on page 7
- Design Debugging with the Signal Tap Logic Analyzer on page 22

5.1. IP Cores Supporting ISMCE

In Intel Arria 10 and Intel Stratix 10 device families, you can use the ISMCE in RAM: 1 PORT and the ROM: 1 PORT IP Cores.

Note: To use the ISMCE tool with designs migrated from older devices to Intel Stratix 10 devices, replace instances of the altsyncram Intel FPGA IP with the altera_syncram Intel FPGA IP.

Related Information

- Intel Stratix 10 Embedded Memory IP Core References
  - In Intel Stratix 10 Embedded Memory User Guide
- About Embedded Memory IP Cores
- Intel FPGA IP Cores/LPM
  - In Intel Quartus Prime Help

5.2. Debug Flow with the In-System Memory Content Editor

To debug a design with the In-System Memory Content Editor:

1. Identify the memories and constants that you want to access at runtime.
2. Specify in the design the memory or constant that must be run-time modifiable.
3. Perform a full compilation.
4. Program the device.
5. Launch the In-System Memory Content Editor.
   The In-System Memory Content Editor retrieves all instances of run-time configurable memories and constants by scanning the JTAG chain and sending a query to the device selected in the JTAG Chain Configuration pane.
6. Modify the values of the memories or constants, and check the results.
   For example, if a parity bit in a memory is incorrect, you can use the In-System Memory Content Editor to write the correct parity bit values into the RAM, allowing the system to continue functioning. To check the error handling functionality of a design, you can intentionally write incorrect parity bit values into the RAM.

5.3. Enabling Runtime Modification of Instances in the Design

To make an instance of a memory or constant runtime-modifiable:
1. Open the instance with the Parameter Editor.
2. In the Parameter Editor, turn on Allow In-System Memory Content Editor to capture and update content independently of the system clock.
3. Recompile the design.

When you specify that a memory or constant is run-time modifiable, the Intel Quartus Prime software changes the default implementation to enable run-time modification without changing the functionality of your design, by:
- Converting single-port RAMs to dual-port RAMs
- Adding logic to avoid memory write collision and maintain read write coherency in device families that do not support true dual-port RAMs, such as Intel Stratix 10.

5.4. Programming the Device with the In-System Memory Content Editor

After compilation, you must program the design in the FPGA. You can use the JTAG Chain Configuration Pane to program the device from within the In-System Memory Content Editor.
5. In-System Modification of Memory and Constants

5.5. Loading Memory Instances to the ISMCE

To view the content of reconfigurable memory instances:

1. On the Intel Quartus Prime software, click Tools ➤ In-System Memory Content Editor.
2. In the JTAG Chain Configuration pane, click Scan Chain.

The In-System Memory Content Editor sends a query to the device in the JTAG Chain Configuration pane and retrieves all instances of run-time configurable memories and constants.

The Instance Manager pane lists all the instances of constants and memories that are runtime-modifiable. The Hex Editor pane displays the contents of each memory or constant instance. The memory contents in the Hex Editor pane appear as red question marks until you read the device.

**Figure 78. Hex Editor After Scanning JTAG Chain**

3. Click an instance from the Instance manager, and then click \[\text{Read}\] to load the contents of that instance.

The Hex Editor now displays the contents of the instance.
5.6. Monitoring Locations in Memory

The ISMCE allows you to monitor information in memory regions. For example, you can determine if a counter increments, or if a given word changes. For memories connected to a NIOS processor, you can observe how the software uses key regions of memory.
• Click to synchronize the Hex Editor to the current instance's content. The Hex Editor displays in red content that changed with respect to the last device synchronization.

Figure 79. Hex Editor after Manually Editing Content

• If you want a live output of the memory contents instead of manually synchronizing, click . Continuous read is analogous to using Signal Tap in continuous acquisition, with the memory values appearing as words in the Hex Editor instead of toggling waveforms.

Note: (Intel Stratix 10 only) ISMCE logic can perform Read/Write operations only when the design logic is idle. If the design logic attempts a write or an address change operation, the design logic prevails, and the ISMCE operation times out. An error message lets you know that the memory connected to the In-System Memory Content Editor instance is in use, and memory content is not updated.

Related Information
• View, Analyze, and Use Captured Data on page 77
• Read Information from In-System Memory Commands (Processing Menu) In Intel Quartus Prime Help
• Stop In-System Memory Analysis Command (Processing Menu) In Intel Quartus Prime Help
5.7. Editing Memory Contents with the Hex Editor Pane

You can edit the contents of instances by typing values directly into the Hex Editor pane.

Black content on the Hex Editor pane means that the value read is the same as last synchronization.

1. Type content on the pane.
   The Hex Editor displays in blue changed content that has not been synchronized to the device.

   **Figure 80. Hex Editor after Manually Editing Content**

2. Click \( \text{Sync} \) to synchronize the content to the device.

   **Note:** (Intel Stratix 10 only) ISMCE logic can perform Read/Write operations only when the design logic is idle. If the design logic attempts a write or an address change operation, the design logic prevails, and the ISMCE operation times out. An error message lets you know that the memory connected to the In-System Memory Content Editor instance is in use, and reports the number of successful writes before the design logic requested access to the memory.

**Related Information**

- Custom Fill Dialog Box
  In Intel Quartus Prime Help
- Write Information to In-System Memory Commands (Processing Menu)
  In Intel Quartus Prime Help
- Go To Dialog Box
  In Intel Quartus Prime Help
• **Select Range Dialog Box**
  In *Intel Quartus Prime Help*

### 5.8. Importing and Exporting Memory Files

The In-System Memory Content Editor allows you to import and export data values for memories that are runtime modifiable. Importing from a data file enables you to quickly load an entire memory image. Exporting to a data file allows you to save the contents of the memory for future use.

You can import or export files in **hex** or **mif** formats.

1. To import a file, click **Edit ➤ Import Data from File...**, and then select the file to import.
   
   If the file is not compatible, unexpected data appears in the Hex Editor.

2. To export memory contents to a file, click **Edit ➤ Export Data to File...**, and then specify the name.

**Related Information**

• **Import Data**
  In *Intel Quartus Prime Help*

• **Export Data**
  In *Intel Quartus Prime Help*

• **Hexadecimal (Intel-Format) File (.hex) Definition**
  In *Intel Quartus Prime Help*

• **Memory Initialization File (.mif) Definition**
  In *Intel Quartus Prime Help*

### 5.9. Access Two or More Devices

If you have more than one device with in-system configurable memories or constants in a JTAG chain, you can launch multiple In-System Memory Content Editors within the Intel Quartus Prime software to access the memories and constants in each of the devices. Each window of the In-System Memory Content Editor can access the memories and constants of a single device.

### 5.10. Scripting Support

The Intel Quartus Prime software allows you to perform runtime modification of memories and constants in scripted flows.

You can enable memory and constant instances to be runtime modifiable from the HDL code. Additionally, the In-System Memory Content Editor supports reading and writing of memory contents via Tcl commands from the `insystem_memory_edit` package.

**Related Information**

• **Tcl Scripting**
  In *Intel Quartus Prime Pro Edition User Guide: Scripting*

• **Command Line Scripting**
  In *Intel Quartus Prime Pro Edition User Guide: Scripting*
5.10.1. The insystem_memory_edit Tcl Package

The ::quartus::insystem_memory_edit Tcl package contains the set of Tcl functions for reading and editing the contents of memory in an Intel FPGA device using the In-System Memory Content Editor. The quartus_stp and quartus_stp_tcl command line executables load this package by default.

For the most up-to-date information about the ::quartus::insystem_memory_edit, refer to the Intel Quartus Prime Help.

Related Information
::quartus::insystem_memory_edit
In Intel Quartus Prime Help

5.10.1.1. Getting Information about the insystem_memory_edit Package

You can also get information on the insystem_memory_edit package directly from the command line:

- For general information about the package, type:
  ```
  quartus_stp --tcl_eval help -pkg insystem_memory_edit
  ```

- For information about a command in the package, type:
  ```
  quartus_stp --tcl_eval help -cmd <command_name>
  ```

5.11. In-System Modification of Memory and Constants Revision History

The following revision history applies to this chapter:

<table>
<thead>
<tr>
<th>Document Version</th>
<th>Intel Quartus Prime Version</th>
<th>Changes</th>
</tr>
</thead>
</table>
| 2018.05.07        | 18.0.0                      | • Added support for the Intel Stratix 10 device family.  
                     |                             | • Removed obsolete example. |
| 2016.10.31        | 16.1.0                      | • Implemented Intel rebranding. |
| 2015.11.02        | 15.1.0                      | • Changed instances of Quartus II to Intel Quartus Prime. |
| June 2014         | 14.0.0                      | • Dita conversion.  
                     |                             | • Removed references to megafunclion and replaced with IP core. |
| June 2012         | 12.0.0                      | • Removed survey link. |
| November 2011     | 10.0.3                      | Template update. |
| December 2010     | 10.0.2                      | • Changed to new document template. No change to content. |
| August 2010       | 10.0.1                      | • Corrected links |
| July 2010         | 10.0.0                      | • Inserted links to Intel Quartus Prime Help  
                     |                             | • Removed Reference Documents section |
| November 2009     | 9.1.0                       | • Delete references to APEX devices  
                     |                             | • Style changes |

continued...
5. In-System Modification of Memory and Constants

<table>
<thead>
<tr>
<th>Document Version</th>
<th>Intel Quartus Prime Version</th>
<th>Changes</th>
</tr>
</thead>
<tbody>
<tr>
<td>March 2009</td>
<td>9.0.0</td>
<td>No change to content</td>
</tr>
<tr>
<td>November 2008</td>
<td>8.1.0</td>
<td>Changed to 8-1/2 x 11 page size. No change to content.</td>
</tr>
</tbody>
</table>
| May 2008         | 8.0.0                       | • Added reference to Section V. In-System Debugging in volume 3 of the Intel Quartus Prime Handbook on page 16-1  
• Removed references to the Mercury device, as it is now considered to be a "Mature" device  
• Added links to referenced documents throughout document  
• Minor editorial updates |

Related Information

Documentation Archive

For previous versions of the Intel Quartus Prime Handbook, search the documentation archives.
6. Design Debugging Using In-System Sources and Probes

The Signal Tap Logic Analyzer and Signal Probe allow you to read or “tap” internal logic signals during run time as a way to debug your logic design.

Traditional debugging techniques often involve using an external pattern generator to exercise the logic and a logic analyzer to study the output waveforms during run time.

You can make the debugging cycle more efficient when you can drive any internal signal manually within your design, which allows you to perform the following actions:

- Force the occurrence of trigger conditions set up in the Signal Tap Logic Analyzer
- Create simple test vectors to exercise your design without using external test equipment
- Dynamically control run time control signals with the JTAG chain

The In-System Sources and Probes Editor in the Intel Quartus Prime software extends the portfolio of verification tools, and allows you to easily control any internal signal and provides you with a completely dynamic debugging environment. Coupled with either the Signal Tap Logic Analyzer or Signal Probe, the In-System Sources and Probes Editor gives you a powerful debugging environment in which to generate stimuli and solicit responses from your logic design.

The Virtual JTAG IP core and the In-System Memory Content Editor also give you the capability to drive virtual inputs into your design. The Intel Quartus Prime software offers a variety of on-chip debugging tools.

The In-System Sources and Probes Editor consists of the ALTSOURCE_PROBE IP core and an interface to control the ALTSOURCE_PROBE IP core instances during run time. Each ALTSOURCE_PROBE IP core instance provides you with source output ports and probe input ports, where source ports drive selected signals and probe ports sample selected signals. When you compile your design, the ALTSOURCE_PROBE IP core sets up a register chain to either drive or sample the selected nodes in your logic design.

During run time, the In-System Sources and Probes Editor uses a JTAG connection to shift data to and from the ALTSOURCE_PROBE IP core instances. The figure shows a block diagram of the components that make up the In-System Sources and Probes Editor.
Figure 81. **In-System Sources and Probes Editor Block Diagram**

The ALTSOURCE_PROBE IP core hides the detailed transactions between the JTAG controller and the registers instrumented in your design to give you a basic building block for stimulating and probing your design. Additionally, the In-System Sources and Probes Editor provides single-cycle samples and single-cycle writes to selected logic nodes. You can use this feature to input simple virtual stimuli and to capture the current value on instrumented nodes. Because the In-System Sources and Probes Editor gives you access to logic nodes in your design, you can toggle the inputs of low-level components during the debugging process. If used in conjunction with the Signal Tap Logic Analyzer, you can force trigger conditions to help isolate your problem and shorten your debugging process.

The In-System Sources and Probes Editor allows you to easily implement control signals in your design as virtual stimuli. This feature can be especially helpful for prototyping your design, such as in the following operations:

- Creating virtual push buttons
- Creating a virtual front panel to interface with your design
- Emulating external sensor data
- Monitoring and changing run time constants on the fly

The In-System Sources and Probes Editor supports Tcl commands that interface with all your ALTSOURCE_PROBE IP core instances to increase the level of automation.
Related Information
System Debugging Tools
For an overview and comparison of all the tools available in the Intel Quartus Prime software on-chip debugging tool suite

6.1. Hardware and Software Requirements

The following components are required to use the In-System Sources and Probes Editor:

- Intel Quartus Prime software

or

- Intel Quartus Prime Lite Edition
- Download Cable (USB-Blaster™ download cable or ByteBlaster™ cable)
- Intel FPGA development kit or user design board with a JTAG connection to device under test

The In-System Sources and Probes Editor supports the following device families:

- Arria series
- Stratix series
- Cyclone series
- MAX® series

6.2. Design Flow Using the In-System Sources and Probes Editor

The In-System Sources and Probes Editor supports an RTL flow. Signals that you want to view in the In-System Sources and Probes editor are connected to an instance of the In-System Sources and Probes IP core.

After you compile the design, you can control each instance via the In-System Sources and Probes Editor pane or via a Tcl interface.
6. Design Debugging Using In-System Sources and Probes

6.2.1. Instantiating the In-System Sources and Probes IP Core

To instantiate the In-System Sources and Probes IP core in a design:

1. In the IP Catalog (Tools ➤ IP Catalog), type In-System Sources and Probes.
2. Double-click In-System Sources and Probes to open the parameter editor.
3. Specify a name for the IP variation.
4. Specify the parameters for the IP variation.
The IP core supports up to 512 bits for each source, and design can include up to 128 instances of this IP core.

5. Click **Generate** or **Finish** to generate IP core synthesis and simulation files matching your specifications.

6. Using the generated template, instantiate the In-System Sources and Probes IP core in your design.

**Note:** The In-System Sources and Probes Editor does not support simulation. Remove the In-System Sources and Probes IP core before you create a simulation netlist.

### 6.2.2. In-System Sources and Probes IP Core Parameters

Use the template to instantiate the variation file in your design.

**Table 20. In-System Sources and Probes IP Port Information**

<table>
<thead>
<tr>
<th>Port Name</th>
<th>Required?</th>
<th>Direction</th>
<th>Comments</th>
</tr>
</thead>
<tbody>
<tr>
<td>probe[]</td>
<td>No</td>
<td>Input</td>
<td>The outputs from your design.</td>
</tr>
<tr>
<td>source_clk</td>
<td>No</td>
<td>Input</td>
<td>Source Data is written synchronously to this clock. This input is required if you turn on <strong>Source Clock</strong> in the <strong>Advanced Options</strong> box in the parameter editor.</td>
</tr>
<tr>
<td>source_ena</td>
<td>No</td>
<td>Input</td>
<td>Clock enable signal for source_clk. This input is required if specified in the <strong>Advanced Options</strong> box in the parameter editor.</td>
</tr>
<tr>
<td>source[]</td>
<td>No</td>
<td>Output</td>
<td>Used to drive inputs to user design.</td>
</tr>
</tbody>
</table>

You can include up to 128 instances of the in-system sources and probes IP core in your design, if your device has available resources. Each instance of the IP core uses a pair of registers per signal for the width of the widest port in the IP core. Additionally, there is some fixed overhead logic to accommodate communication between the IP core instances and the JTAG controller. You can also specify an additional pair of registers per source port for synchronization.

### 6.3. Compiling the Design

When you compile your design that includes the In-System Sources and Probes IP core, the In-System Sources and Probes and SLD Hub Controller IP core are added to your compilation hierarchy automatically. These IP cores provide communication between the JTAG controller and your instrumented logic.

You can modify the number of connections to your design by editing the In-System Sources and Probes IP core. To open the design instance you want to modify in the parameter editor, double-click the instance in the Project Navigator. You can then modify the connections in the HDL source file. You must recompile your design after you make changes.

### 6.4. Running the In-System Sources and Probes Editor

The In-System Sources and Probes Editor gives you control over all ALTSOURCE_PROBE IP core instances within your design. The editor allows you to view all available run time controllable instances of the ALTSOURCE_PROBE IP core in your design, provides a push-button interface to drive all your source nodes, and provides a logging feature to store your probe and source data.
To run the In-System Sources and Probes Editor:

- On the **Tools** menu, click **In-System Sources and Probes Editor**.

### 6.4.1. In-System Sources and Probes Editor GUI

The In-System Sources and Probes Editor contains three panes:

- **JTAG Chain Configuration**—Allows you to specify programming hardware, device, and file settings that the In-System Sources and Probes Editor uses to program and acquire data from a device.

- **Instance Manager**—Displays information about the instances generated when you compile a design, and allows you to control data that the In-System Sources and Probes Editor acquires.

- **In-System Sources and Probes Editor**—Logs all data read from the selected instance and allows you to modify source data that is written to your device.

When you use the In-System Sources and Probes Editor, you do not need to open an Intel Quartus Prime software project. The In-System Sources and Probes Editor retrieves all instances of the ALTSOURCE_PROBE IP core by scanning the JTAG chain and sending a query to the device selected in the **JTAG Chain Configuration** pane. You can also use a previously saved configuration to run the In-System Sources and Probes Editor.

Each **In-System Sources and Probes Editor** pane can access the ALTSOURCE_PROBE IP core instances in a single device. If you have more than one device containing IP core instances in a JTAG chain, you can launch multiple **In-System Sources and Probes Editor** panes to access the IP core instances in each device.

### 6.4.2. Programming Your Device With JTAG Chain Configuration

After you compile your project, you must configure your FPGA before you use the In-System Sources and Probes Editor.

To configure a device to use with the In-System Sources and Probes Editor, perform the following steps:

1. Open the In-System Sources and Probes Editor.
2. In the **JTAG Chain Configuration** pane, point to **Hardware**, and then select the hardware communications device. You may be prompted to configure your hardware; in this case, click **Setup**.
3. From the **Device** list, select the FPGA device to which you want to download the design (the device may be automatically detected). You may need to click **Scan Chain** to detect your target device.
4. In the **JTAG Chain Configuration** pane, click to browse for the SRAM Object File (.sof) that includes the In-System Sources and Probes instance or instances. (The .sof may be automatically detected).
5. Click **Program Device** to program the target device.

### 6.4.3. Instance Manager

The **Instance Manager** pane provides a list of all ALTSOURCE_PROBE instances in the design, and allows you to configure data acquisition.
The **Instance Manager** pane contains the following buttons and sub-panes:

- **Read Probe Data**—Samples the probe data in the selected instance and displays the probe data in the **In-System Sources and Probes Editor** pane.
- **Continuously Read Probe Data**—Continuously samples the probe data of the selected instance and displays the probe data in the **In-System Sources and Probes Editor** pane; you can modify the sample rate via the **Probe read interval** setting.
- **Stop Continuously Reading Probe Data**— Cancels continuous sampling of the probe of the selected instance.
- **Read Source Data**—Reads the data of the sources in the selected instances.
- **Probe Read Interval**—Displays the sample interval of all the In-System Sources and Probe instances in your design; you can modify the sample interval by clicking **Manual**.
- **Event Log**—Controls the event log that appears in the **In-System Sources and Probes Editor** pane.
- **Write Source Data**—Allows you to manually or continuously write data to the system.

Beside each entry, the **Instance Manager** pane displays the instance status. The possible instance statuses are **Not running Offloading data**, **Updating data**, and **Unexpected JTAG communication error**.

### 6.4.4. In-System Sources and Probes Editor Pane

The **In-System Sources and Probes Editor** pane allows you to view data from all sources and probes in your design.

The data is organized according to the index number of the instance. The editor provides an easy way to manage your signals, and allows you to rename signals or group them into buses. All data collected from in-system source and probe nodes is recorded in the event log and you can view the data as a timing diagram.

#### 6.4.4.1. Reading Probe Data

You can read data by selecting the ALTSOURCE_PROBE instance in the **Instance Manager** pane and clicking **Read Probe Data**.

This action produces a single sample of the probe data and updates the data column of the selected index in the **In-System Sources and Probes Editor** pane. You can save the data to an event log by turning on the **Save data to event log** option in the **Instance Manager** pane.

If you want to sample data from your probe instance continuously, in the **Instance Manager** pane, click the instance you want to read, and then click **Continuously read probe data**. While reading, the status of the active instance shows **Unloading**. You can read continuously from multiple instances.

You can access read data with the shortcut menus in the **Instance Manager** pane.
6. Design Debugging Using In-System Sources and Probes

To adjust the probe read interval, in the **Instance Manager** pane, turn on the **Manual** option in the **Probe read interval** sub-pane, and specify the sample rate in the text field next to the **Manual** option. The maximum sample rate depends on your computer setup. The actual sample rate is shown in the **Current interval** box. You can adjust the event log window buffer size in the **Maximum Size** box.

### 6.4.4.2. Writing Data

To modify the source data you want to write into the ALTSOURCE_PROBE instance, click the name field of the signal you want to change. For buses of signals, you can double-click the data field and type the value you want to drive out to the ALTSOURCE_PROBE instance. The In-System Sources and Probes Editor stores the modified source data values in a temporary buffer.

Modified values that are not written out to the ALTSOURCE_PROBE instances appear in red. To update the ALTSOURCE_PROBE instance, highlight the instance in the **Instance Manager** pane and click **Write source data**. The **Write source data** function is also available via the shortcut menus in the **Instance Manager** pane.

The In-System Sources and Probes Editor provides the option to continuously update each ALTSOURCE_PROBE instance. Continuous updating allows any modifications you make to the source data buffer to also write immediately to the ALTSOURCE_PROBE instances. To continuously update the ALTSOURCE_PROBE instances, change the **Write source data** field from **Manually** to **Continuously**.

### 6.4.4.3. Organizing Data

The **In-System Sources and Probes Editor** pane allows you to group signals into buses, and also allows you to modify the display options of the data buffer.

To create a group of signals, select the node names you want to group, right-click and select **Group**. You can modify the display format in the Bus Display Format and the Bus Bit order shortcut menus.

The **In-System Sources and Probes Editor** pane allows you to rename any signal. To rename a signal, double-click the name of the signal and type the new name.

The event log contains a record of the most recent samples. The buffer size is adjustable up to 128k samples. The time stamp for each sample is logged and is displayed above the event log of the active instance as you move your pointer over the data samples.

You can save the changes that you make and the recorded data to a Sources and Probes File (.spf). To save changes, on the File menu, click **Save**. The file contains all the modifications you made to the signal groups, as well as the current data event log.

### 6.5. Tcl interface for the In-System Sources and Probes Editor

To support automation, the In-System Sources and Probes Editor supports the procedures described in this chapter in the form of Tcl commands. The Tcl package for the In-System Sources and Probes Editor is included by default when you run **quartus_stp**.
The Tcl interface for the In-System Sources and Probes Editor provides a powerful platform to help you debug your design. The Tcl interface is especially helpful for debugging designs that require toggling multiple sets of control inputs. You can combine multiple commands with a Tcl script to define a custom command set.

Table 21. In-System Sources and Probes Tcl Commands

<table>
<thead>
<tr>
<th>Command</th>
<th>Argument</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>start_insystem_source_probe</td>
<td>-device_name &lt;device name&gt;</td>
<td>Opens a handle to a device with the specified hardware. Call this command</td>
</tr>
<tr>
<td></td>
<td>-hardware_name &lt;hardware name&gt;</td>
<td>before starting any transactions.</td>
</tr>
<tr>
<td>get_insystem_source_probe_instance_info</td>
<td>-device_name &lt;device name&gt;</td>
<td>Returns a list of all ALTSOURCE_PROBE instances in your design. Each record</td>
</tr>
<tr>
<td></td>
<td>-hardware_name &lt;hardware name&gt;</td>
<td>returned is in the following format: {&lt;instance Index&gt;, &lt;source width&gt;, &lt;probe width&gt;, &lt;instance name&gt;}</td>
</tr>
<tr>
<td>read_probe_data</td>
<td>-instance_index &lt;instance_index&gt;</td>
<td>Retrieves the current value of the probe. A string is returned that specifies the status of each probe, with the MSB as the left-most bit.</td>
</tr>
<tr>
<td></td>
<td>-value_in_hex (optional)</td>
<td></td>
</tr>
<tr>
<td>read_source_data</td>
<td>-instance_index &lt;instance_index&gt;</td>
<td>Retrieves the current value of the sources. A string is returned that specifies the status of each source, with the MSB as the left-most bit.</td>
</tr>
<tr>
<td></td>
<td>-value_in_hex (optional)</td>
<td></td>
</tr>
<tr>
<td>write_source_data</td>
<td>-instance_index &lt;instance_index&gt;</td>
<td>Sets the value of the sources. A binary string is sent to the source ports, with the MSB as the left-most bit.</td>
</tr>
<tr>
<td></td>
<td>-value &lt;value&gt;</td>
<td></td>
</tr>
<tr>
<td></td>
<td>-value_in_hex (optional)</td>
<td></td>
</tr>
<tr>
<td>end_insystem_source_probe</td>
<td>None</td>
<td>Releases the JTAG chain. Issue this command when all transactions are</td>
</tr>
<tr>
<td></td>
<td></td>
<td>finished.</td>
</tr>
</tbody>
</table>

The example shows an excerpt from a Tcl script with procedures that control the ALTSOURCE_PROBE instances of the design as shown in the figure below. The example design contains a DCFIFO with ALTSOURCE_PROBE instances to read from and write to the DCFIFO. A set of control muxes are added to the design to control the flow of data to the DCFIFO between the input pins and the ALTSOURCE_PROBE instances. A pulse generator is added to the read request and write request control lines to guarantee a single sample read or write. The ALTSOURCE_PROBE instances, when used with the script in the example below, provide visibility into the contents of the FIFO by performing single sample write and read operations and reporting the state of the full and empty status flags.

Use the Tcl script in debugging situations to either empty or preload the FIFO in your design. For example, you can use this feature to preload the FIFO to match a trigger condition you have set up within the Signal Tap logic analyzer.
Figure 83. **DCFIFO Example Design Controlled by Tcl Script**

---

```tcl
## Setup USB hardware - assumes only USB Blaster is installed and
## an FPGA is the only device in the JTAG chain
set usb [lindex [get_hardware_names] 0]
set device_name [lindex [get_device_names -hardware_name $usb] 0]

## write procedure : argument value is integer
proc write {value} {
    global device_name usb
    variable full
    start_insystem_source_probe -device_name $device_name -hardware_name $usb
    # read full flag
    set full [read_probe_data -instance_index 0]
    if {$full == 1} {end_insystem_source_probe
        return "Write Buffer Full"
    }
    ##toggle select line, drive value onto port, toggle enable
    ##bits 7:0 of instance 0 is S_data[7:0]; bit 8 = S_write_req;
    ##bit 9 = Source_write_sel
    ##int2bits is custom procedure that returns a bitstring from an integer
    ##argument
    write_source_data -instance_index 0 -value /[int2bits [expr 0x200 | $value]]
    write_source_data -instance_index 0 -value /[int2bits [expr 0x300 | $value]]
    ##clear transaction
    write_source_data -instance_index 0 -value 0
    end_insystem_source_probe
}

proc read {} {
    global device_name usb
    variable empty
    start_insystem_source_probe -device_name $device_name -hardware_name $usb
    ##read empty flag : probe port[7:0] reads FIFO output; bit 8 reads empty_flag
    set empty [read_probe_data -instance_index 1]
    if {([regexp {1........} $empty] (end_insystem_source_probe
        return "FIFO empty"
    )}
    ## toggle select line for read transaction
```
Related Information

- Tcl Scripting
- Intel Quartus Prime Settings File Manual
- Command Line Scripting

6.6. Design Example: Dynamic PLL Reconfiguration

The In-System Sources and Probes Editor can help you create a virtual front panel during the prototyping phase of your design. You can create relatively simple, high functioning designs of in a short amount of time. The following PLL reconfiguration example demonstrates how to use the In-System Sources and Probes Editor to provide a GUI to dynamically reconfigure a Stratix PLL.

Stratix PLLs allow you to dynamically update PLL coefficients during run time. Each enhanced PLL within the Stratix device contains a register chain that allows you to modify the pre-scale counters (m and n values), output divide counters, and delay counters. In addition, the ALTPLL_RECONFIG IP core provides an easy interface to access the register chain counters. The ALTPLL_RECONFIG IP core provides a cache that contains all modifiable PLL parameters. After you update all the PLL parameters in the cache, the ALTPLL_RECONFIG IP core drives the PLL register chain to update the PLL with the updated parameters. The figure shows a Stratix-enhanced PLL with reconfigurable coefficients.
The following design example uses an ALTSOURCE_PROBE instance to update the PLL parameters in the ALTPLL_RECONFIG IP core cache. The ALTPLL_RECONFIG IP core connects to an enhanced PLL in a Stratix FPGA to drive the register chain containing the PLL reconfigurable coefficients. This design example uses a Tcl/Tk script to generate a GUI where you can enter in new m and n values for the enhanced PLL. The Tcl script extracts the m and n values from the GUI, shifts the values out to the ALTSOURCE_PROBE instances to update the values in the ALTPLL_RECONFIG IP core cache, and asserts the reconfiguration signal on the ALTPLL_RECONFIG IP core. The reconfiguration signal on the ALTPLL_RECONFIG IP core starts the register chain transaction to update all PLL reconfigurable coefficients.

Figure 85.  Block Diagram of Dynamic PLL Reconfiguration Design Example
This design example was created using a Nios II Development Kit, Stratix Edition. The file `sourceprobe_DE_dynamic_pll.zip` contains all the necessary files for running this design example, including the following:

- **Readme.txt**—A text file that describes the files contained in the design example and provides instructions about running the Tk GUI shown in the figure below.
- **Interactive_Reconfig.qar**—The archived Intel Quartus Prime project for this design example.

**Figure 86. Interactive PLL Reconfiguration GUI Created with Tk and In-System Sources and Probes Tcl Package**

**Related Information**

On-chip Debugging Design Examples
to download the In-System Sources and Probes Example

### 6.7. Design Debugging Using In-System Sources and Probes

#### Revision History

The following revision history applies to this chapter:

<table>
<thead>
<tr>
<th>Document Version</th>
<th>Intel Quartus Prime Version</th>
<th>Changes</th>
</tr>
</thead>
<tbody>
<tr>
<td>2019.06.11</td>
<td>18.1.0</td>
<td>Rebranded megafunetion to Intel FPGA IP core</td>
</tr>
<tr>
<td>2018.05.07</td>
<td>18.0.0</td>
<td>Added details on finding the In-System Sources and Probes in the IP Catalog.</td>
</tr>
<tr>
<td>2016.10.31</td>
<td>16.1.0</td>
<td>Implemented Intel rebranding.</td>
</tr>
<tr>
<td>2015.11.02</td>
<td>15.1.0</td>
<td>Changed instances of Quartus II to Intel Quartus Prime.</td>
</tr>
<tr>
<td>June 2014</td>
<td>14.0.0</td>
<td>Updated formatting.</td>
</tr>
<tr>
<td>June 2012</td>
<td>12.0.0</td>
<td>Removed survey link.</td>
</tr>
<tr>
<td>November 2011</td>
<td>10.1.1</td>
<td>Template update.</td>
</tr>
<tr>
<td>December 2010</td>
<td>10.1.0</td>
<td>Minor corrections. Changed to new document template.</td>
</tr>
<tr>
<td>July 2010</td>
<td>10.0.0</td>
<td>Minor corrections.</td>
</tr>
</tbody>
</table>
| November 2009     | 9.1.0                       | - Removed references to obsolete devices.  
|                   |                             | - Style changes. |

*continued...*
<table>
<thead>
<tr>
<th>Document Version</th>
<th>Intel Quartus Prime Version</th>
<th>Changes</th>
</tr>
</thead>
<tbody>
<tr>
<td>March 2009</td>
<td>9.0.0</td>
<td>No change to content.</td>
</tr>
<tr>
<td>November 2008</td>
<td>8.1.0</td>
<td>Changed to 8-1/2 x 11 page size. No change to content.</td>
</tr>
</tbody>
</table>
| May 2008         | 8.0.0                      | • Documented that this feature does not support simulation on page 17–5  
• Updated Figure 17–8 for Interactive PLL reconfiguration manager  
• Added hyperlinks to referenced documents throughout the chapter  
• Minor editorial updates |

**Related Information**

**Documentation Archive**

For previous versions of the *Intel Quartus Prime Handbook*, search the documentation archives.
7. Analyzing and Debugging Designs with System Console

7.1. Introduction to System Console

System Console provides visibility into your design and allows you to perform system-level debug on a FPGA at run-time. System Console performs tests on debug-enabled Platform Designer instantiated IP cores. A variety of debug services provide read and write access to elements in your design. You can perform the following tasks with System Console and the tools built on top of System Console:

- Bring up boards with both finalized and partially complete designs.
- Perform remote debug with internet access.
- Automate run-time verification through scripting across multiple devices in your system.
- Test serial links with point-and-click configuration tuning in the Transceiver Toolkit.
- Debug memory interfaces with the External Memory Interface Toolkit.
- Integrate your debug IP into the debug platform.
- Perform system verification with MATLAB/Simulink.
Figure 87. System Console Tools

(Tools) shows the applications that interact with System Console. The System Console API supports services that access your design in operation. Some services have specific hardware requirements.

Note: Use debug links to connect the host to the target you are debugging.

Related Information
- Introduction to Intel Memory Solution
  In External Memory Interface Handbook Volume 1
- Debugging Transceiver Links on page 174
- Application Note 624: Debugging with System Console over TCP/IP
- White Paper 01208: Hardware in the Loop from the MATLAB/Simulink Environment
- System Console Online Training

7.2. System Console Debugging Flow

To debug a design with the System Console, you must perform a series of steps:
1. Add an IP Core to the Platform Designer system.
2. Generate the Platform Designer system.
3. Compile the design.
4. Connect a board and program the FPGA.
5. Start the System Console.
6. Locate and open a System Console service.
7. Perform debug operations with the service.
8. Close the service.

### 7.3. IP Cores that Interact with System Console

System Console runs on your host computer and communicates with your running design through debug agents. Debug agents are soft-logic embedded in some IP cores that enable debug communication with the host computer.

You instantiate debug IP cores using the Platform Designer IP Catalog. Some IP cores are enabled for debug by default, while you can enable debug for other IP cores through options in the parameter editor. Some debug agents have multiple purposes.

When you use IP cores with embedded debug in your design, you can make large portions of the design accessible. Debug agents allow you to read and write to memory and alter peripheral registers from the host computer.

Services associated with debug agents in the running design can open and close as needed. System Console determines the communication protocol with the debug agent. The communication protocol determines the best board connection to use for command and data transmission.

The Programmable SRAM Object File (.sof) provides the System Console with channel communication information. When System Console opens in the Intel Quartus Prime software or Platform Designer while your design is open, any existing .sof is automatically found and linked to the detected running device. In a complex system, you may need to link the design and device manually.

**Related Information**

WP-01170 System-Level Debugging and Monitoring of FPGA Designs

### 7.3.1. Services Provided through Debug Agents

By adding the appropriate debug agent to your design, System Console services can use the associated capabilities of the debug agent.

**Table 22. Common Services for System Console**

<table>
<thead>
<tr>
<th>Service</th>
<th>Function</th>
<th>Debug Agent Providing Service</th>
</tr>
</thead>
</table>
| master  | Access memory-mapped (Avalon-MM or AXI) slaves connected to the master interface. | • Nios II with debug  
• JTAG to Avalon Master Bridge  
• USB Debug Master |
| slave   | Allows the host to access a single slave without needing to know the location of the slave in the host’s memory map. Any slave that is accessible to a System Console master can provide this service. | • Nios II with debug  
• JTAG to Avalon Master Bridge  
• USB Debug Master |

*continued...*
<table>
<thead>
<tr>
<th>Service</th>
<th>Function</th>
<th>Debug Agent Providing Service</th>
</tr>
</thead>
</table>
| processor | • Start, stop, or step the processor.  
• Read and write processor registers. | Nios II with debug |
| JTAG UART | The JTAG UART is an Avalon-MM slave device that you can use in conjunction with System Console to send and receive byte streams. | JTAG UART |

**Note:** The following IP cores in the IP Catalog do not support VHDL simulation generation in the current version of the Intel Quartus Prime software:
- JTAG Debug Link
- JTAG Hub Controller System
- USB Debug Link

**Related Information**
- System Console Examples and Tutorials on page 167
- System Console Commands on page 155

### 7.4. Starting System Console

#### 7.4.1. Starting System Console from Nios II Command Shell

1. On the Windows Start menu, click **All Programs ➤ Intel ➤ Nios II EDS <version> ➤ Nios II<version> ➤ Command Shell.**
2. Type `system-console`
3. Type `--help` for System Console help.
4. Type `system-console --project_dir=<project directory>` to point to a directory that contains `.qsf` or `.sof` files.

#### 7.4.2. Starting Stand-Alone System Console

You can get the stand-alone version of System Console as part of the Intel Quartus Prime software Programmer and Tools installer on the Intel website.

1. Navigate to the **Download Center** page and click the **Additional Software** tab.
2. On the Windows Start menu, click **All Programs ➤ Intel FPGA <version> ➤ Programmer and Tools ➤ System Console.**

**Related Information**
- Intel Download Center

#### 7.4.3. Starting System Console from Platform Designer

Click **Tools ➤ System Console.**
7.4.4. Starting System Console from Intel Quartus Prime

Click **Tools ➤ System Debugging Tools ➤ System Console.**

7.4.5. Customizing Startup

You can customize your System Console environment, as follows:

- Add commands to the `system_console_rc` configuration file located at:
  
  
  ```
  — <$HOME>/system_console/system_console_rc.tcl
  
  ```

  The file in this location is the user configuration file, which only affects the owner of the home directory.

- Specify your own design startup configuration file with the command-line argument `--rc_script=<path_to_script>`, when you launch System Console from the Nios II command shell.

- Use the `system_console_rc.tcl` file in combination with your custom `rc_script.tcl` file. In this case, the `system_console_rc.tcl` file performs System Console actions, and the `rc_script.tcl` file performs your debugging actions.

On startup, System Console automatically runs the Tcl commands in these files. The commands in the `system_console_rc.tcl` file run first, followed by the commands in the `rc_script.tcl` file.

7.5. System Console GUI

The System Console GUI consists of a main window with multiple panes, and allows you to interact with the design currently running on the host computer.

- **Toolkit Explorer**—Displays all available toolkits and launches tools that use the System Console framework.

- **System Explorer**—Displays a list of interactive instances in your design, including board connections, devices, designs, servers, and scripts.

- **Welcome**—Displays the welcome screen of the System Console. In the same area, all toolkits that you launch are displayed as tabbed windows.

- **Tcl Console**—Allows you to interact with your design using Tcl scripts, for example, sourcing scripts, writing procedures, and using System Console API.

- **Messages**—Displays status, warning, and error messages related to connections and debug actions.
The System Console GUI also provides certain views, such as Main View, Autosweep View, Dashboard View and Eye View, which are displayed as tabbed windows in the Welcome area of the System Console.

For more information, refer to the following sections:

- System Console Default Panes on page 143
- System Console Views on page 147

### 7.5.1. System Console Default Panes

The System Console GUI loads the following panes by default:

- Toolkit Explorer Pane on page 143
- System Explorer Pane on page 146

### 7.5.1.1. Toolkit Explorer Pane

The Toolkit Explorer pane displays all available toolkits and launches tools that use the System Console framework.
Once you load a design, you can view its instances along with a list of channels and channel collections. To interact with a channel or a toolkit, double-click on it to launch the Main View tabbed window, as shown in the following image:

**Figure 89. System Console Toolkit Explorer**

![System Console Toolkit Explorer](image)

*Note:* If you close this pane unintentionally, you can relaunch it by clicking **View ➤ Toolkit Explorer**.
Filtering

If you want to refine the list of toolkits, use the search field in the Toolkit Explorer to filter the list, as shown in the following image:

Figure 90. Toolkit Explorer with Filters

By default, the table shows all toolkit instances and their respective channels that are linked to the System Console. This is useful only in simple cases but overwhelming in a complex system having many toolkit-enabled IPs and potentially a number of FPGAs connected to System Console.

To reduce the amount of information presented, the Filter drop-down list provides a list of all toolkit types presently linked with the System Console. You can also create custom filters where you can create groups, for example, “Inst A, Inst F, and Inst Z”, or “E-Tile and L/H-Tile Transceivers only”.

7.5.1.1.1. Filtering and Searching Interactive Instances

For large designs, the Toolkit Explorer pane populates many interactive instances. By default, all instances in a design are displayed. You can filter and search through all available instances using the search bar within the explorer.

7.5.1.1.2. Creating Collections from the Toolkit Explorer

You can create custom collections to view and configure members from different instances in a single Main View.
Perform these steps to group instances:
1. Select multiple items in the instances tree.
2. Right click to view the content-sensitive menu.
3. Select **Add to Collection ➤ New Collection**. This launches the **Add to Collection** dialog box, which is populated with the selected members.

When you create a collection, it is added under the Collections pane of the Toolkit Explorer. You can perform one of the following actions:
- Double-click on a custom-created collection to launch the Main View containing all of the group’s members.
- Right-click on an existing collection member and select **Remove from Collection** to remove the member.

### 7.5.1.2. System Explorer Pane

The **System Explorer** pane displays a list of interactive instances depending on the design loaded on a connected device. This includes the following items:

- IP instances with debugging toolkit capabilities
- IP instances with a debug endpoint

Additionally, the System Explorer also displays custom toolkit groups and links you created. The interactive instances are organized based on the available device connections. The explorer contains a **Links** instance, and may contain a **Files** instance. The **Links** instance shows debug agents (and other hardware) that System Console can access. The **Files** instance contains information about the design files loaded from the Intel Quartus Prime project for the device.

The System Explorer provides the following information:
- **Devices**—Displays information about all devices connected to the System Console.
- **Scripts**—Stores scripts for easy execution.
- **Connections**—Displays information about the board connections visible to the System Console, such as Intel FPGA Download Cable. Multiple connections are possible.
- **Designs**—Displays information about Intel Quartus Prime designs connected to the System Console. Each design represents a loaded .sof file.

The **Devices** instance is further categorized for each device connected to the System Console.
Some of the Instances have a context menu. Right-click on these instances to view the context menu. For example, the connections instance shows a context menu Refresh Connections.

Instances that have messages display a message icon. Click on the instance to view the messages in the Messages pane.

7.5.2. System Console Views

The System Console provides the following views:

Main View on page 147
Autosweep View on page 150
Dashboard View on page 152
Eye View on page 153

7.5.2.1. Main View

If you developed the toolkit, then you have complete control over the Main view of the toolkit.
The Main view is analogous to editing the compile-time parameterization of an IP in the Platform Designer, except that it is used for runtime monitoring and modification of settings. This view allows you to create anything you want using the GUI widgets provided by _hw.tcl and implement custom GUI behavior applicable specific to your toolkit.

Figure 92. Main View of the System Console
You can add or remove columns from the table in the Main View. Right-click on the table header and select **Edit Columns** in the context sensitive menu. The **Select column headers** dialog box is displayed where you can choose to include more columns, as shown in the following image:

**Figure 93. Column Selection in the Main View Table**

---

**Parameters Pane**

The **Main View** provides the Parameters pane that has two tabs, one for global parameters (those not associated with a given channel) and another for channel parameters (those associated with channels). The Channel Parameters tab is filled with per-channel parameter editors based on channel row selection in the Status Table.

**Status Table Pane**

The Status Table allows you to view status information across all channels of a collection or a toolkit instance, as well as execute actions across multiple channels. The Status Table does not appear for toolkits that do not define channels. Bulk actions spanning multiple channels can be executed by selecting desired channels, and right-clicking and exploring the **Actions** sub-menu.

The Status Table is also used to select which channel to display in the **Parameters Pane** on page 149. The channels you select in the Status Table are shown in the **Parameters Pane**. The Pin setting for a channel can be used to keep a channel visible regardless of the current selection of the Status Table.

**7.5.2.1.1. Link Pair View**

**Displaying Links With the Main View**

You can create collections of associated transmitters (TX) and receivers (RX) channels as described in **Creating Collections from the Toolkit Explorer** on page 145 to form logical links. To simultaneously view and control associated TX and RX pairs, you can launch a **Main View** on page 147 from a collection consisting of a link, and then select both the RX and TX channels of a link in the **Status Table** of the Main View. You can achieve link actions by performing the following steps:
1. Select both RX and TX channels in the Status Table.
2. Right-click to view the context-sensitive menu.
3. Navigate to the **Actions** menu.

**Figure 94. Displaying Links With the Main View**

![Image of Status Table with Links]

### Custom Groups with Links

In the status table, links are displayed like any other channel, with the exception that its parameter list encompasses all parameters from the associated TX and RX channels. In the case where a group is created with a link and its associated TX and RX instance channels, the link row in the status table is populated in all columns. Whereas, for the independent TX and RX channel rows, only a subset of the status table field is populated. More specifically, only parameters associated to that channel is populated.

### Configuring Link

You have the option to configure links in the following ways:

- Through the provided status table in Main View.
- Through configuration options provided for the associated TX and RX channels.

Provided TX and RX channels allows to individually manipulate each associated channel. Bulk parameter manipulation may be achieved through multi-selecting and right-clicking parameters in the status table.

### 7.5.2.2. Autosweep View

The Autosweep view mimics the functionality that exists the in Transceiver Toolkit, but in a much more general, customizable method.

In Autosweep view, you can sweep over any combination of parameters that have been marked with the parameter property `allows_autosweep`, in any arbitrary set of combinations. The Autosweep tool is not limited to the traditional quality metrics utilized by the Transceiver Toolkit (BER and eye width or height). Instead, it allows toolkit developers to define their own quality metrics for a given Autosweep run.
The Autosweep view, when launched, is not associated with any given instance(s) or instance or channel pair(s). You can create as many Autosweep views as you desire, to allow sweeping over different parameters on different channels of the same instance, or different instances entirely.

**Important:** Any channel of a particular instance that has parameters currently being swept over in one Autosweep view cannot have other (or the same) parameters swept over in a different Autosweep view. For example, if one Autosweep view is currently sweeping over parameters from `InstA | Channel 0`, and another Autosweep view has parameters from `InstA | Channel 0`, an error is displayed if you attempt to start the second sweep before the first has completed. This prevents you from changing more things than are expected from a given run of Autosweep.

Consider the following example of the Autosweep system:

**Figure 96. An Example of the Autosweep System**

The flexibility of the Autosweep view enables you to have a complex system where the parameters being swept are spread across multiple devices visible to System Console, and the quality metrics can be chosen from different instances than those of the autoswept parameters, and can even span levels of the hardware stack from the PMA-level up to protocol-level signaling.

**Results**

The Results table is populated with one row per Autosweep iteration. For every output quality metric added in the **Output Metrics** section, a column for that metric is added to the Results table, with new row entries added to the bottom. The idea here is to be
able to sort the results based on a desired quality metric of the system under test, across many combinations of parameters to determine which parameter settings will see the best real-world results.

The results table allows many of the actions provided by the transceiver toolkit, such as visualizing or copying the parameter settings associated with a given case and sorting based on one or more quality metrics. Sorting the rows of the table is accomplished in the standard way, by clicking on the column headers. The overall best test case is determined by picking the case with the smallest sum of the sort orders of each quality metric, given smaller sort order is better.

**Control**

The control pane of the Autosweep view allows starting an Autosweep run once at least one input parameter and one quality metric are defined. Starting a run, allowing all combinations to complete, followed by pressing **Start** button again re-runs the same test case. This was not the case with the transceiver toolkit that required an unnecessary extra step to reset the run. Pressing the **Stop** button cancels a currently running Autosweep.

### 7.5.2.3. Dashboard View

The Dashboard view allows visualizing the change of toolkit parameters over time.

The Dashboard provides a line chart, histogram, pie chart, bar graph, and data history. There is no limit imposed on the number of instances of the Dashboard view open at once. However, an unavoidable performance penalty occurs if you update too many parameters at a high frequency simultaneously.

**Figure 97. Dashboard View of the System Console**

You can launch the Dashboard view from the Main View with arguments so that you can create useful presets.
The **Add Parameter** dialog is launched when you press the **Add parameter** button. Only those parameters that have declared the `allows_charting` parameter property are available for selection in the **Add Parameter** dialog.

### 7.5.2.4. Eye View

Eye View of the System Console is quite similar to what is used in the transceiver toolkit.

The eye viewer allows you to render and configure eye scans, but not actually implement the device-specific driver calls to scan the eye. This gives you complete flexibility to define all aspects of eye capture and analysis, such as:

- **Scan the eye**
  - Full raster scan
  - Border scan with or without interpolation
  - Cross-hair eye

- **Configure the eye scan**
  - Step size (X, Y)
  - Dwell

- **Calculate metrics or statistics of the eye**
  - Height
  - Width
  - Shape
  - Linearity
  - PAM4-specific quality metrics

This allows the eye for each different transceiver to have its details filled-in and easily enhanced over time to provide updated algorithms and new statistics for the eye generated.

The System Console allows only one eye viewer per-instance channel pair to be opened at any given time. This means there is a one-to-one mapping of a given eye viewer GUI to a given instance of the eye capture (ODI) hardware on the FPGA. This is analogous to the advanced tab per receiver or link in the transceiver toolkit.
Figure 98. Eye View of the System Console

Start / Stop Controls

The eye viewer provides **Start** and **Stop** buttons. The **Start** button triggers the eye viewer callback associated with the current instance, passing in the channel selected. The **Stop** button allows you to cancel an incomplete eye sweep.

*Note:* The Results Table on page 155 does not show an entry for any manually stopped eyes.

Heat Map Visualization

The heat map visualization used to display the eye shows a BER gradient that you can configure. The gradient is a map of BER range to hexadecimal color code. The GUI supports the following features:

- A BER tool-tip for each cell
- Ability to export the map as PNG
- Zoom

Eye Configuration Pane

The Eye Configuration Pane allows you to configure toolkit-specific settings for the current Eye View session.

The parameters (rendered as GUI components) added to the eye viewer configuration pane are intended to be used to affect the behavior and details of the eye scan run.
**Results Table**

The Results table holds results of all current eye scans, and displays the statistics. While an eye scan is running, you cannot view any partial result. However, there is a progress bar showing the current progress of the eye scan underway.

When an eye scan successfully completes, a new entry is added to the results table, and that entry automatically gains focus. When you select a given entry in the Results table, the heat map view renders the eye data associated with it. The table provides a context-sensitive menu on the selected entries of the Results table, which supports the following features:

- Apply the test case parameters to the device
- Delete an entry

**7.6. System Console Commands**

The console commands enable testing. Use console commands to identify a service by its path, and to open and close the connection. The path that identifies a service is the first argument to most System Console commands.

To initiate a service connection, do the following:
1. Identify a service by specifying its path with the `get_service_paths` command.
2. Open a connection to the service with the `claim_service` command.
3. Use Tcl and System Console commands to test the connected device.
4. Close a connection to the service with the `close_service` command

*Note:* For all Tcl commands, the `<format>` argument must come first.
### Table 23. System Console Commands

<table>
<thead>
<tr>
<th>Command</th>
<th>Arguments</th>
<th>Function</th>
</tr>
</thead>
<tbody>
<tr>
<td>get_service_types</td>
<td>N/A</td>
<td>Returns a list of service types that System Console manages. Examples of service types include master, bytestream, processor, sld, jtag_debug, device, and design.</td>
</tr>
</tbody>
</table>
| get_service_paths | • <service-type>  
                  • <device>—Returns services in the same specified device. The argument can be a device or another service in the device.  
                  • <hpath>—Returns services whose hpath starts with the specified prefix.  
                  • <type>—Returns services whose debug type matches this value. Particularly useful when opening slave services.  
                  • <type>—Returns services on the same development boards as the argument. Specify a board service, or any other service on the same board. | Allows you to filter the services which are returned. |
| claim_service    | • <service-type>  
                  • <service-path>  
                  • <claim-group>  
                  • <claims> | Provides finer control of the portion of a service you want to use. claim_service returns a new path which represents a use of that service. Each use is independent. Calling claim service multiple times returns different values each time, but each allows access to the service until closed. |
| close_service    | • <service-type>  
                  • <service-path> | Closes the specified service type at the specified path. |
| is_service_open  | • <service-type>  
                  • <service-type> | Returns 1 if the service type provided by the path is open, 0 if the service type is closed. |
| get_services_to_add | N/A                                      | Returns a list of all services that are instantiable with the add_service command. |
| add_service      | • <service-type>  
                  • <instance-name>  
                  • optional-parameters | Adds a service of the specified service type with the given instance name. Run get_services_to_add to retrieve a list of instantiable services. This command returns the path where the service was added. Run help add_service <service-type> to get specific help about that service type, including any parameters that might be required for that service. |
| add_service gdbserver | • <Processor Service>  
                          • <port number> | Instantiates a gdbserver. |
| add_service tcp   | • <instance name>  
                  • <ip_addr>  
                  • <port_number> | Allows you to connect to a TCP/IP port that provides a debug link over ethernet. |
### 7.7. Running System Console in Command-Line Mode

You can run System Console in command line mode and either work interactively or run a Tcl script. System Console prints the output in the console window.

- **--cli**—Runs System Console in command-line mode.
- **--project_dir=<project dir>**—Directs System Console to the location of your hardware project. Also works in GUI mode.
- **--script=<your script>.tcl**—Directs System Console to run your Tcl script.
- **--help**—Lists all available commands. Typing **--help <command name>** provides the syntax and arguments of the command.

System Console provides command completion if you type the beginning letters of a command and then press the **Tab** key.
7.8. System Console Services

Intel's System Console services provide access to hardware modules instantiated in your FPGA. Services vary in the type of debug access they provide.

7.8.1. Locating Available Services

System Console uses a virtual file system to organize the available services, which is similar to the /dev location on Linux systems. Board connection, device type, and IP names are all part of a service path. Instances of services are referred to by their unique service path in the file system. To retrieve service paths for a particular service, use the command `get_service_paths <service-type>`.

**Example 12. Locating a Service Path**

```bash
# We are interested in master services.
set service_type "master"

# Get all the paths as a list.
set master_service_paths [get_service_paths $service_type]

# We are interested in the first service in the list.
set master_index 0

# The path of the first master.
set master_path [lindex $master_service_paths $master_index]

# Or condense the above statements into one statement:
set master_path [lindex [get_service_paths master] 0]
```

System Console commands require service paths to identify the service instance you want to access. The paths for different components can change between runs of System Console and between versions. Use the `get_service_paths` command to obtain service paths.

The string values of service paths change with different releases of the tool. Use the `marker_node_info` command to get information from the path.

System Console automatically discovers most services at startup. System Console automatically scans for all JTAG and USB-based service instances and retrieves their service paths. System Console does not automatically discover some services, such as TCP/IP. Use `add_service` to inform System Console about those services.

**Example 13. Marker_node_info**

Use the `marker_node_info` command to get information about the discovered services.

```bash
set slave_path [get_service_paths -type altera_avalon_uart.slave slave]
array set uart_info [marker_node_info $slave_path]
echo $uart_info(full_hpath)
```

7.8.2. Opening and Closing Services

After you have a service path to a particular service instance, you can access the service for use.
The `claim_service` command directs System Console to start using a particular service instance, and with no additional arguments, claims a service instance for exclusive use.

**Example 14. Opening a Service**

```bash
set service_type "master"
set claim_path [claim_service $service_type $master_path mylib];#Claims service.
```

You can pass additional arguments to the `claim_service` command to direct System Console to start accessing a particular portion of a service instance. For example, if you use the master service to access memory, then use `claim_service` to only access the address space between 0x0 and 0x1000. System Console then allows other users to access other memory ranges, and denies access to the claimed memory range. The `claim_service` command returns a newly created service path that you can use to access your claimed resources.

You can access a service after you open it. When you finish accessing a service instance, use the `close_service` command to direct System Console to make this resource available to other users.

**Example 15. Closing a Service**

```bash
close_service master $claim_path; #Closes the service.
```

### 7.8.3. SLD Service

The SLD Service shifts values into the instruction and data registers of SLD nodes and captures the previous value. When interacting with a SLD node, start by acquiring exclusive access to the node on an opened service.

**Example 16. SLD Service**

```bash
set timeout_in_ms 1000
set lock_failed [sld_lock $sld_service_path $timeout_in_ms]
```

This code attempts to lock the selected SLD node. If it is already locked, `sld_lock` waits for the specified timeout. Confirm the procedure returns non-zero before proceeding. Set the instruction register and capture the previous one:

```bash
if {$lock_failed} {
    return
}
set instr 7
set delay_us 1000
set capture [sld_access_ir $sld_service_path $instr $delay_us]
```

The 1000 microsecond delay guarantees that the following SLD command executes at least 1000 microseconds later. Data register access works the same way.

```bash
set data_bit_length 32
set delay_us 1000
set data_bytes [list 0xEF 0xBE 0xAD 0xDE]
set capture [sld_access_dr $sld_service_path $data_bit_length $delay_us \ $data_bytes]
```
Shift count is specified in bits, but the data content is specified as a list of bytes. The capture return value is also a list of bytes. Always unlock the SLD node once finished with the SLD service.

`sld_unlock $sld_service_path`

**Related Information**

Virtual JTAG IP Core User Guide

### 7.8.3.1. SLD Commands

#### Table 24. SLD Commands

<table>
<thead>
<tr>
<th>Command</th>
<th>Arguments</th>
<th>Function</th>
</tr>
</thead>
<tbody>
<tr>
<td>sl_d_access_ir</td>
<td><code>&lt;claim-path&gt;</code></td>
<td>Shifts the instruction value into the instruction register of the specified node. Returns the previous value of the instruction. If the <code>&lt;delay&gt;</code> parameter is non-zero, then the JTAG clock is paused for this length of time after the access.</td>
</tr>
<tr>
<td></td>
<td><code>&lt;ir-value&gt;</code></td>
<td></td>
</tr>
<tr>
<td></td>
<td><code>&lt;delay&gt;</code> (in µs)</td>
<td></td>
</tr>
<tr>
<td>sl_d_access_dr</td>
<td><code>&lt;service-path&gt;</code></td>
<td>Shifts the byte values into the data register of the SLD node up to the size in bits specified. If the <code>&lt;delay&gt;</code> parameter is non-zero, then the JTAG clock is paused for at least this length of time after the access. Returns the previous contents of the data register.</td>
</tr>
<tr>
<td></td>
<td><code>&lt;size_in_bits&gt;</code></td>
<td></td>
</tr>
<tr>
<td></td>
<td><code>&lt;delay-in-µs&gt;</code></td>
<td></td>
</tr>
<tr>
<td></td>
<td><code>&lt;list_of_byte_values&gt;</code></td>
<td></td>
</tr>
<tr>
<td>sl_d_lock</td>
<td><code>&lt;service-path&gt;</code></td>
<td>Locks the SLD chain to guarantee exclusive access. Returns 0 if successful. If the SLD chain is already locked by another user, tries for <code>&lt;timeout&gt;</code>ms before throwing a Tcl error. You can use the catch command if you want to handle the error.</td>
</tr>
<tr>
<td></td>
<td><code>&lt;timeout-in-milliseconds&gt;</code></td>
<td></td>
</tr>
<tr>
<td>sl_d_unlock</td>
<td><code>&lt;service-path&gt;</code></td>
<td>Unlocks the SLD chain.</td>
</tr>
</tbody>
</table>

### 7.8.4. In-System Sources and Probes Service

The In-System Sources and Probes (ISSP) service provides scriptable access to the altsource_probe IP core in a similar manner to using the In-System Sources and Probes Editor in the Intel Quartus Prime software.

**Example 17. ISSP Service**

Before you use the ISSP service, ensure your design works in the In-System Sources and Probes Editor. In System Console, open the service for an ISSP instance.

```tcl
set issp_index 0
set issp [lindex [get_service_paths issp] 0]
set claimed_issp [claim_service issp $issp mylib]
```

View information about this particular ISSP instance.

```tcl
array set instance_info [issp_get_instance_info $claimed_issp]
set source_width $instance_info(source_width)
set probe_width $instance_info(probe_width)
```

The Intel Quartus Prime software reads probe data as a single bitstring of length equal to the probe width.

```tcl
set all_probe_data [issp_read_probe_data $claimed_issp]
```
As an example, you can define the following procedure to extract an individual probe line's data.

```tcl
proc get_probe_line_data {all_probe_data index} {    
    set line_data [expr { ($all_probe_data >> $index) & 1 }]    
    return $line_data
}
```

```
set initial_all_probe_data [issp_read_probe_data $claim_issp]
set initial_line_0 [get_probe_line_data $initial_all_probe_data 0]
set initial_line_5 [get_probe_line_data $initial_all_probe_data 5]
# ...
set final_all_probe_data [issp_read_probe_data $claimed_issp]
set final_line_0 [get_probe_line_data $final_all_probe_data 0]
```

Similarly, the Intel Quartus Prime software writes source data as a single bitstring of length equal to the source width.

```
set source_data 0xDEADBEEF
issp_write_source_data $claimed_issp $source_data
```

The currently set source data can also be retrieved.

```
set current_source_data [issp_read_source_data $claimed_issp]
```

As an example, you can invert the data for a 32-bit wide source by doing the following:

```
set current_source_data [issp_read_source_data $claimed_issp]
set inverted_source_data [expr { $current_source_data ^ 0xFFFFFFFF }]
issp_write_source_data $claimed_issp $inverted_source_data
```

### 7.8.4.1. In-System Sources and Probes Commands

**Note:** The valid values for ISSP claims include `read_only`, `normal`, and `exclusive`.

#### Table 25. **In-System Sources and Probes Commands**

<table>
<thead>
<tr>
<th>Command</th>
<th>Arguments</th>
<th>Function</th>
</tr>
</thead>
<tbody>
<tr>
<td>issp_get_instance_info</td>
<td><code>&lt;service-path&gt;</code></td>
<td>Returns a list of the configurations of the In-System Sources and Probes instance, including: instance_index, instance_name, source_width, probe_width</td>
</tr>
<tr>
<td>issp_read_probe_data</td>
<td><code>&lt;service-path&gt;</code></td>
<td>Retrieves the current value of the probe input. A hex string is returned representing the probe port value.</td>
</tr>
<tr>
<td>issp_read_source_data</td>
<td><code>&lt;service-path&gt;</code></td>
<td>Retrieves the current value of the source output port. A hex string is returned representing the source port value.</td>
</tr>
<tr>
<td>issp_write_source_data</td>
<td><code>&lt;service-path&gt;</code></td>
<td>Sets values for the source output port. The value can be either a hex string or a decimal value supported by the System Console Tcl interpreter.</td>
</tr>
</tbody>
</table>

### 7.8.5. Monitor Service

The monitor service builds on top of the master service to allow reads of Avalon-MM slaves at a regular interval. The service is fully software-based. The monitor service requires no extra soft-logic. This service streamlines the logic to do interval reads, and it offers better performance than exercising the master service manually for the reads.
Example 18. Monitor Service

1. Determine the master and the memory address range that you want to poll:

```tcl
set master_index     0
set master [lindex [get_service_paths master] $master_index]
set address          0x2000
set bytes_to_read    100
set read_interval_ms 100
```

With the first master, read 100 bytes starting at address 0x2000 every 100 milliseconds.

2. Open the monitor service:

```tcl
set monitor [lindex [get_service_paths monitor] 0]
set claimed_monitor [claim_service monitor $monitor mylib]
```

The monitor service opens the master service automatically.

3. With the monitor service, register the address range and time interval:

```tcl
monitor_add_range $claimed_monitor $master $address $bytes_to_read
monitor_set_interval $claimed_monitor $read_interval_ms
```

4. Add more ranges, defining the result at each interval:

```tcl
global monitor_data_buffer
set monitor_data_buffer [list]
```

5. Gather the data and append it with a global variable.

```tcl
proc store_data {monitor master address bytes_to_read} {
    global monitor_data_buffer
    # monitor_read_data returns the range of data polled from the running design as a list
    # (in this example, a 100-element list).
    set data [monitor_read_data $claimed_monitor $master $address $bytes_to_read]
    # Append the list as a single element in the monitor_data_buffer global list.
    lappend monitor_data_buffer $data
}
```

*Note:* If this procedure takes longer than the interval period, the monitor service may have to skip the next one or more calls to the procedure. In this case, `monitor_read_data` returns the latest polled data.

6. Register this callback with the opened monitor service:

```tcl
set callback [list store_data $claimed_monitor $master $address $bytes_to_read]
monitor_set_callback $claimed_monitor $callback
```

7. Use the callback variable to call when the monitor finishes an interval. Start monitoring:

```tcl
monitor_set_enabled $claimed_monitor 1
```

Immediately, the monitor reads the specified ranges from the device and invokes the callback at the specified interval. Check the contents of `monitor_data_buffer` to verify this. To turn off the monitor, use 0 instead of 1 in the above command.
7.8.5.1. Monitor Commands

You can use the Monitor commands to read many Avalon-MM slave memory locations at a regular interval.

Under normal load, the monitor service reads the data after each interval and then calls the callback. If the value you read is timing sensitive, you can use the \texttt{monitor_get_read_interval} command to read the exact time between the intervals at which the data was read.

Under heavy load, or with a callback that takes a long time to execute, the monitor service skips some callbacks. If the registers you read do not have side effects (for example, they read the total number of events since reset), skipping callbacks has no effect on your code. The \texttt{monitor_read_data} command and \texttt{monitor_get_read_interval} command are adequate for this scenario.

If the registers you read have side effects (for example, they return the number of events since the last read), you must have access to the data that was read, but for which the callback was skipped. The \texttt{monitor_read_all_data} and \texttt{monitor_get_all_read_intervals} commands provide access to this data.

<table>
<thead>
<tr>
<th>Table 26. Monitoring Commands</th>
</tr>
</thead>
<tbody>
<tr>
<td>Command</td>
</tr>
<tr>
<td>\texttt{monitor_add_range}</td>
</tr>
<tr>
<td>\texttt{monitor_get_all_read_intervals}</td>
</tr>
<tr>
<td>\texttt{monitor_get_interval}</td>
</tr>
<tr>
<td>\texttt{monitor_get_missing_event_count}</td>
</tr>
<tr>
<td>\texttt{monitor_get_read_interval}</td>
</tr>
<tr>
<td>\texttt{monitor_read_all_data}</td>
</tr>
</tbody>
</table>

continued...
### 7.8.6. Device Service

The device service supports device-level actions.

**Example 19. Programming**

You can use the device service with Tcl scripting to perform device programming.

```tcl
set device_index 0 ; #Device index for target
set device [lindex [get_service_paths device] $device_index]
set sof_path [file join project_path output_files project_name.sof]
device_download_sof $device $sof_path
```

To program, all you need are the device service path and the file system path to a `.sof`. Ensure that no other service (e.g. master service) is open on the target device or else the command fails. Afterwards, you may do the following to check that the design linked to the device is the same one programmed:

```tcl
device_get_design $device
```

### 7.8.6.1. Device Commands

The device commands provide access to programmable logic devices on your board. Before you use these commands, identify the path to the programmable logic device on your board using the `get_service_paths`.

#### Table 27. Device Commands

<table>
<thead>
<tr>
<th>Command</th>
<th>Arguments</th>
<th>Function</th>
</tr>
</thead>
<tbody>
<tr>
<td><code>device_download_sof</code></td>
<td><code>&lt;service_path&gt;</code></td>
<td>Loads the specified <code>.sof</code> to the device specified by the path.</td>
</tr>
<tr>
<td><code>device_get_connections</code></td>
<td><code>&lt;service_path&gt;</code></td>
<td>Returns all connections which go to the device at the specified path.</td>
</tr>
<tr>
<td><code>device_get_design</code></td>
<td><code>&lt;device_path&gt;</code></td>
<td>Returns the design this device is currently linked to.</td>
</tr>
</tbody>
</table>
7.8.7. Design Service

You can use design service commands to work with Intel Quartus Prime design information.

Example 20. Load

When you open System Console from the Intel Quartus Prime software or Platform Designer, the current project's debug information is sourced automatically if the .sof has been built. In other situations, you can load manually.

```turtle
set sof_path [file join project_dir output_files project_name.sof]
set design [design_load $sof_path]
```

System Console is now aware that this particular .sof has been loaded.

Example 21. Linking

Once a .sof is loaded, System Console automatically links design information to the connected device. The resultant link persists and you can choose to unlink or reuse the link on an equivalent device with the same .sof.

You can perform manual linking.

```turtle
set device_index 0; # Device index for our target
set device [lindex [get_service_paths device] $device_index]
design_link $design $device
```

Manually linking fails if the target device does not match the design service.

Linking fails even if the .sof programmed to the target is not the same as the design .sof.

7.8.7.1. Design Service Commands

Design service commands load and work with your design at a system level.

Table 28. Design Service Commands

<table>
<thead>
<tr>
<th>Command</th>
<th>Arguments</th>
<th>Function</th>
</tr>
</thead>
<tbody>
<tr>
<td>design_load</td>
<td>&lt;quartus-project-path&gt;,</td>
<td>Loads a model of a Intel Quartus Prime design into System Console.</td>
</tr>
<tr>
<td></td>
<td>&lt;sof-file-path&gt;,</td>
<td>Returns the design path.</td>
</tr>
<tr>
<td></td>
<td>or &lt;qpf-file-path&gt;</td>
<td>For example, if your Intel Quartus Prime Project File (.qpf) is in</td>
</tr>
<tr>
<td></td>
<td></td>
<td>c:\projects\loopback, type the following command: design_load {c:\projects\loopback}</td>
</tr>
<tr>
<td>design_link</td>
<td>&lt;design-path&gt;</td>
<td>Links a Intel Quartus Prime logical design with a physical device.</td>
</tr>
<tr>
<td></td>
<td>&lt;device-service-path&gt;</td>
<td>For example, you can link a Intel Quartus Prime design called 2c35_quartus_design to a 2c35 device. After you create this link, System Console creates the appropriate correspondences between the logical and physical submodules of the Intel Quartus Prime project.</td>
</tr>
<tr>
<td>design_extract_debug_files</td>
<td>&lt;design-path&gt;</td>
<td>Extracts debug files from a .sof to a zip file which can be emailed to Intel FPGA Support for analysis.</td>
</tr>
<tr>
<td></td>
<td>&lt;zip-file-name&gt;</td>
<td>You can specify a design path of {} to unlink a device and to disable auto linking for that device.</td>
</tr>
<tr>
<td>design_get_warnings</td>
<td>&lt;design-path&gt;</td>
<td>Gets the list of warnings for this design. If the design loads correctly, then an empty list returns.</td>
</tr>
</tbody>
</table>
7.8.8. Bytestream Service

The bytestream service provides access to modules that produce or consume a stream of bytes. Use the bytestream service to communicate directly to the IP core that provides bytestream interfaces, such as the JTAG UART or the Avalon-ST JTAG interface.

Example 22. Bytestream Service

The following code finds the bytestream service for your interface and opens it.

```tcl
set bytestream_index 0
set bytestream [lindex [get_service_paths bytestream] $bytestream_index]
set claimed_bytestream [claim_service bytestream $bytestream mylib]

To specify the outgoing data as a list of bytes and send it through the opened service:

set payload [list 1 2 3 4 5 6 7 8]
bytestream_send $claimed_bytestream $payload

Incoming data also comes as a list of bytes.

set incoming_data [list]
while {([llength $incoming_data] ==0) { 
    set incoming_data [bytestream_receive $claimed_bytestream 8]
}

Close the service when done.

close_service bytestream $claimed_bytestream
```

7.8.8.1. Bytestream Commands

Table 29. Bytestream Commands

<table>
<thead>
<tr>
<th>Command</th>
<th>Arguments</th>
<th>Function</th>
</tr>
</thead>
<tbody>
<tr>
<td>bytestream_send</td>
<td>&lt;service-path&gt; &lt;values&gt;</td>
<td>Sends the list of bytes to the specified bytestream service. Values argument is the list of bytes to send.</td>
</tr>
<tr>
<td>bytestream_receive</td>
<td>&lt;service-path&gt; &lt;length&gt;</td>
<td>Returns a list of bytes currently available in the specified services receive queue, up to the specified limit. Length argument is the maximum number of bytes to receive.</td>
</tr>
</tbody>
</table>

7.8.9. JTAG Debug Service

The JTAG Debug service allows you to check the state of clocks and resets within your design.

The following is a JTAG Debug design flow example.

1. To identify available JTAG Debug paths:

   ```tcl
   get_service_paths jtag_debug
   ```

2. To select a JTAG Debug path:

   ```tcl
   set jtag_debug_path [lindex [get_service_paths jtag_debug] 0]
   ```
3. To claim a JTAG Debug service path:

```bash
set claim_jtag_path [claim_service jtag_debug$jtag_debug_path mylib]
```

4. Running the JTAG Debug service:

```bash
jtag_debug_reset_system $claim_jtag_path
jtag_debug_loop $claim_jtag_path [list 1 2 3 4 5]
```

### 7.8.9.1. JTAG Debug Commands

JTAG Debug commands help debug the JTAG Chain connected to a device.

**Table 30. JTAG Debug Commands**

<table>
<thead>
<tr>
<th>Command</th>
<th>Argument</th>
<th>Function</th>
</tr>
</thead>
<tbody>
<tr>
<td>jtag_debug_loop</td>
<td>&lt;service-path&gt; &lt;list_of_byte_values&gt;</td>
<td>Loops the specified list of bytes through a loopback of tdi and tdo of a system-level debug (SLD) node. Returns the list of byte values in the order that they were received. This command blocks until all bytes are received. Byte values have the 0x (hexadecimal) prefix and are delineated by spaces.</td>
</tr>
<tr>
<td>jtag_debug_sample_clock</td>
<td>&lt;service-path&gt;</td>
<td>Returns the clock signal of the system clock that drives the module's system interface. The clock value is sampled asynchronously; consequently, you must sample the clock several times to guarantee that it is switching.</td>
</tr>
<tr>
<td>jtag_debug_sample_reset</td>
<td>&lt;service-path&gt;</td>
<td>Returns the value of the reset_n signal of the Avalon-ST JTAG Interface core. If reset_n is low (asserted), the value is 0 and if reset_n is high (deasserted), the value is 1.</td>
</tr>
<tr>
<td>jtag_debug_sense_clock</td>
<td>&lt;service-path&gt;</td>
<td>Returns a sticky bit that monitors system clock activity. If the clock switched at least once since the last execution of this command, returns 1. Otherwise, returns 0.. The sticky bit is reset to 0 on read.</td>
</tr>
<tr>
<td>jtag_debug_reset_system</td>
<td>&lt;service-path&gt;</td>
<td>Issues a reset request to the specified service. Connectivity within your device determines which part of the system is reset.</td>
</tr>
</tbody>
</table>

### 7.9. System Console Examples and Tutorials

Intel provides examples for performing board bring-up, creating a simple dashboard, and programming a Nios II processor. The System_Console.zip file contains design files for the board bring-up example. The Nios II Ethernet Standard .zip files contain the design files for the Nios II processor example.

**Note:** The instructions for these examples assume that you are familiar with the Intel Quartus Prime software, Tcl commands, and Platform Designer.

**Related Information**

- On-Chip Debugging Design Examples Website
  Contains the design files for the example designs that you can download.

#### 7.9.1. Nios II Processor Example

This example programs the Nios II processor on your board to run the count binary software example included in the Nios II installation. This is a simple program that uses an 8-bit variable to repeatedly count from 0x00 to 0xFF. The output of this
variable is displayed on the LEDs on your board. After programming the Nios II processor, you use System Console processor commands to start and stop the processor.

To run this example, perform the following steps:

1. Download the Nios II Ethernet Standard Design Example for your board from the Intel website.
2. Create a folder to extract the design. For this example, use C:\Count_binary.
3. Unzip the Nios II Ethernet Standard Design Example into C:\Count_binary.
4. In a Nios II command shell, change to the directory of your new project.
5. Program your board. In a Nios II command shell, type the following:
   
   ```bash
   nios2-configure-sof niosii_ethernet_standard_<board_version>.sof
   ```

6. Using Nios II Software Build Tools for Eclipse, create a new Nios II Application and BSP from Template using the Count Binary template and targeting the Nios II Ethernet Standard Design Example.

7. To build the executable and linkable format (ELF) file (.elf) for this application, right-click the Count Binary project and select Build Project.

8. Download the .elf file to your board by right-clicking Count Binary project and selecting Run As, Nios II Hardware.
   - The LEDs on your board provide a new light show.

9. Type the following:
   
   ```bash
   system-console; #Start System Console.
   #Set the processor service path to the Nios II processor.
   set niosii_proc [lindex [get_service_paths processor] 0]
   set claimed_proc [claim_service processor $niosii_proc mylib]; #Open the service.
   processor_stop $claimed_proc; #Stop the processor.
   #The LEDs on your board freeze.
   processor_run $claimed_proc; #Start the processor.
   #The LEDs on your board resume their previous activity.
   processor_stop $claimed_proc; #Stop the processor.
   close_service processor $claimed_proc; #Close the service.
   ```

- The processor_step, processor_set_register, and processor_get_register commands provide additional control over the Nios II processor.

**Related Information**

- Nios II Ethernet Standard Design Example
- Nios II Gen2 Software Developer's Handbook
7.9.1.1. Processor Commands

Table 31. Processor Commands

<table>
<thead>
<tr>
<th>Command (1)</th>
<th>Arguments</th>
<th>Function</th>
</tr>
</thead>
<tbody>
<tr>
<td>processor_download_elf</td>
<td>&lt;service-path&gt;</td>
<td>Downloads the given Executable and Linking Format File (.elf) to memory using the master service associated with the processor. Sets the processor’s program counter to the .elf entry point.</td>
</tr>
<tr>
<td>processor_in_debug_mode</td>
<td>&lt;service-path&gt;</td>
<td>Returns a non-zero value if the processor is in debug mode.</td>
</tr>
<tr>
<td>processor_reset</td>
<td>&lt;service-path&gt;</td>
<td>Resets the processor and places it in debug mode.</td>
</tr>
<tr>
<td>processor_run</td>
<td>&lt;service-path&gt;</td>
<td>Puts the processor into run mode.</td>
</tr>
<tr>
<td>processor_stop</td>
<td>&lt;service-path&gt;</td>
<td>Puts the processor into debug mode.</td>
</tr>
<tr>
<td>processor_step</td>
<td>&lt;service-path&gt;</td>
<td>Executes one assembly instruction.</td>
</tr>
<tr>
<td>processor_get_register_names</td>
<td>&lt;service-path&gt;</td>
<td>Returns a list with the names of all of the processor’s accessible registers.</td>
</tr>
<tr>
<td>processor_get_register</td>
<td>&lt;service-path&gt; &lt;register_name&gt;</td>
<td>Returns the value of the specified register.</td>
</tr>
<tr>
<td>processor_set_register</td>
<td>&lt;service-path&gt; &lt;register_name&gt; &lt;value&gt;</td>
<td>Sets the value of the specified register.</td>
</tr>
</tbody>
</table>

Related Information
Nios II Processor Example on page 167

7.10. On-Board Intel FPGA Download Cable II Support

System Console supports an On-Board Intel FPGA Download Cable II circuit via the USB Debug Master IP component. This IP core supports the master service.

7.11. MATLAB and Simulink* in a System Verification Flow

You can test system development in System Console using MATLAB and Simulink*, and set up a system verification flow using the Intel FPGA Hardware in the Loop (HIL) tools. In this approach, you deploy the design hardware to run in real time, and simulate the system’s surrounding components in a software environment. The HIL approach allows you to use the flexibility of software tools with the real-world accuracy and speed of hardware. You can gradually introduce more hardware components to the system verification testbench. This technique gives you more control over the integration process as you tune and validate the system. When the full system is integrated, the HIL approach allows you to provide stimuli via software to test the system under a variety of scenarios.

(1) If your system includes a Nios II/f core with a data cache, it may complicate the debugging process. If you suspect the Nios II/f core writes to memory from the data cache at nondeterministic intervals; thereby, overwriting data written by the System Console, you can disable the cache of the Nios II/f core while debugging.
**Advantages of HIL Approach**
- Avoid long computational delays for algorithms with high processing rates
- API helps to control, debug, visualize, and verify FPGA designs all within the MATLAB environment
- FPGA results are read back by the MATLAB software for further analysis and display

**Required Tools and Components**
- MATLAB software
- DSP Builder for Intel FPGAs software
- Intel Quartus Prime software
- Intel FPGA

*Note:* The DSP Builder for Intel FPGAs installation bundle includes the System Console MATLAB API.

**Figure 99. Hardware in the Loop Host-Target Setup**

![Hardware in the Loop Host-Target Setup](image)

**Related Information**
Hardware in the Loop from the MATLAB Simulink Environment white paper

### 7.11.1. Supported MATLAB API Commands

You can perform the work from the MATLAB environment, and read and write to masters and slaves through the System Console. The supported MATLAB API commands spare you from launching the System Console software. The supported commands are:

- `SystemConsole.refreshMasters();`
- `M = SystemConsole.openMaster(1);`
- `M.write (type, byte address, data);`
- `M.read (type, byte address, number of words);`
- `M.close`
Example 23. MATLAB API Script Example

```matlab
SystemConsole.refreshMasters; %Investigate available targets
M = SystemConsole.openMaster(1); %Creates connection with FPGA target

%%%% User Application %%%%%%%%
....
M.write('uint32',write_address,data); %Send data to FPGA target
....
data = M.read('uint32',read_address,size); %Read data from FPGA target
....

M.close; %Terminates connection to FPGA target
```

7.11.2. High Level Flow

1. Install the DSP Builder for Intel FPGAs software, so you have the necessary libraries to enable this flow
2. Build the design using Simulink and the DSP Builder for Intel FPGAs libraries. DSP Builder for Intel FPGAs helps to convert the Simulink design to HDL
3. Include Avalon-MM components in the design (DSP Builder for Intel FPGAs can port non-Avalon-MM components)
4. Include Signals and Control blocks in the design
5. Separate synthesizable and non-synthesizable logic with boundary blocks.
6. Integrate the DSP system in Platform Designer
7. Program the Intel FPGA
8. Interact with the Intel FPGA through the supported MATLAB API commands.

7.12. Deprecated Commands

The table lists commands that have been deprecated. These commands are currently supported, but are targeted for removal from System Console.

**Note:** All `dashboard_<name>` commands are deprecated and replaced with `toolkit_<name>` commands for Intel Quartus Prime software 15.1, and later.

<table>
<thead>
<tr>
<th>Command</th>
<th>Arguments</th>
<th>Function</th>
</tr>
</thead>
<tbody>
<tr>
<td><code>open_service</code></td>
<td><code>&lt;service_type&gt;</code></td>
<td>Opens the specified service type at the specified path. Calls to <code>open_service</code> may be replaced with calls to <code>claim_service</code> providing that the return value from <code>claim_service</code> is stored and used to access and close the service.</td>
</tr>
<tr>
<td></td>
<td><code>&lt;service_path&gt;</code></td>
<td></td>
</tr>
</tbody>
</table>

Table 32. Deprecated Commands
7.13. Analyzing and Debugging Designs with the System Console

Revision History

The following revision history applies to this chapter:

<table>
<thead>
<tr>
<th>Document Version</th>
<th>Intel Quartus Prime Version</th>
<th>Changes</th>
</tr>
</thead>
</table>
| 2019.09.30       | 19.3                       | Made the following updates in the Analyzing and Debugging Designs with System Console chapter:  
  • Updated System Console GUI and System Explorer Panetopics to describe the new framework.  
  • Added the following new topics to describe various panes and views added to the System Console:  
    — System Console Default Panes  
    — Toolkit Explorer Pane  
    — Filtering and Searching Interactive Instances  
    — Creating Collections from the Toolkit Explorer  
    — System Console Views  
    — Main View  
    — Link Pair View  
    — Autosweep View  
    — Dashboard View  
    — Eye View  
  • Removed Working with Toolkit section completely since it was now outdated due to the implementation of new System Console framework. |
| 2018.05.07       | 18.0.0                     | Removed obsolete section: Board Bring-Up with System Console Tutorial. |
| 2017.05.08       | 17.0.0                     | • Created topic Convert your Dashboard Scripts to Toolkit API.  
  • Removed Registering the Service Example from Toolkit API Script Examples, and added corresponding code snippet to Registering a Toolkit.  
  • Moved .toolkit Description File Example under Creating a Toolkit Description File.  
  • Renamed Toolkit API GUI Example .toolkit File to .toolkit Description File Example.  
  • Updated examples on Toolkit API to reflect current supported syntax. |
| 2016.10.31       | 16.1.0                     | • Implemented Intel rebranding. |
| 2015.11.02       | 15.1.0                     | • Edits to Toolkit API content and command format.  
  • Added Toolkit API design example.  
  • Added graphic to Introduction to System Console.  
  • Deprecated Dashboard.  
  • Changed instances of Quartus II to Intel Quartus Prime. |
| October 2015     | 15.1.0                     | • Added content for Toolkit API  
  — Required .toolkit and Tcl files  
  — Registering and launching the toolkit  
  — Toolkit discovery and matching toolkits to IP  
  — Toolkit API commands table |
| May 2015         | 15.0.0                     | Added information about how to download and start System Console stand-alone. |
| December 2014    | 14.1.0                     | • Added overview and procedures for using ADC Toolkit on MAX 10 devices.  
  • Added overview for using MATLAB/Simulink Environment with System Console for system verification. |

continued...
### Related Information

**Documentation Archive**

For previous versions of the *Intel Quartus Prime Handbook*, search the documentation archives.

<table>
<thead>
<tr>
<th>Document Version</th>
<th>Intel Quartus Prime Version</th>
<th>Changes</th>
</tr>
</thead>
<tbody>
<tr>
<td>June 2014</td>
<td>14.0.0</td>
<td>Updated design examples for the following: board bring-up, dashboard service, Nios II processor, design service, device service, monitor service, bytestream service, SLD service, and ISSP service.</td>
</tr>
<tr>
<td>November 2013</td>
<td>13.1.0</td>
<td>Re-organization of sections. Added high-level information with block diagram, workflow, SLD overview, use cases, and example Tcl scripts.</td>
</tr>
<tr>
<td>June 2013</td>
<td>13.0.0</td>
<td>Updated Tcl command tables. Added board bring-up design example. Removed SOPC Builder content.</td>
</tr>
<tr>
<td>November 2012</td>
<td>12.1.0</td>
<td>Re-organization of content.</td>
</tr>
<tr>
<td>August 2012</td>
<td>12.0.1</td>
<td>Moved Transceiver Toolkit commands to Transceiver Toolkit chapter.</td>
</tr>
<tr>
<td>June 2012</td>
<td>12.0.0</td>
<td>Maintenance release. This chapter adds new System Console features.</td>
</tr>
<tr>
<td>November 2011</td>
<td>11.1.0</td>
<td>Maintenance release. This chapter adds new System Console features.</td>
</tr>
<tr>
<td>May 2011</td>
<td>11.0.0</td>
<td>Maintenance release. This chapter adds new System Console features.</td>
</tr>
<tr>
<td>December 2010</td>
<td>10.1.0</td>
<td>Maintenance release. This chapter adds new commands and references for Qsys.</td>
</tr>
<tr>
<td>July 2010</td>
<td>10.0.0</td>
<td>Initial release. Previously released as the System Console User Guide, which is being obsoleted. This new chapter adds new commands.</td>
</tr>
</tbody>
</table>
8. Debugging Transceiver Links

The Transceiver Toolkit helps you optimize high-speed serial links in your board design by providing real-time control, monitoring, and debugging of the transceiver links running on your board.

The Transceiver Toolkit allows you to:

- Control the transmitter or receiver channels to optimize transceiver settings and hardware features.
- Test bit-error rate (BER) while running multiple links at the target data rate.
- Control internal pattern generators and checkers, as well as enabling loopback modes.
- Run auto sweep tests to identify the best physical media attachment (PMA) settings for each link.
- For Intel Stratix 10 devices, view the receiver horizontal and vertical eye margin during testing.
- Test multiple devices across multiple boards simultaneously.

Note: The Transceiver Toolkit runs from the System Console framework.

To launch the toolkit, click Tools ➤ System Debugging Tools ➤ Transceiver Toolkit. Alternatively, you can run Tcl scripts from the command-line:

```bash
system-console --script=<name of script>
```

For an online demonstration using the Transceiver Toolkit to run a high-speed link test with one of the design examples, refer to the Transceiver Toolkit Online Demo on the Intel website.

Related Information

- Transceiver Design Examples and Reference Designs
- Transceiver Toolkit Online Demo
- Transceiver Toolkit for Intel Arria 10 Devices (OTCVRKITA10)
  26 Minutes Online Course

8.1. Device Support

The Intel Quartus Prime Pro Edition Transceiver Toolkit supports the following device families:

- Intel Arria 10
- Intel Cyclone 10 GX
- Intel Stratix 10 L-, H-, and E-Tile
Unless noted, the features described in this chapter apply to all supported devices.

8.2. Channel Manager

The Channel Manager is the graphical component of the Transceiver Toolkit. The Channel Manager allows you to configure and control transceiver channels and links, and adjust programmable analog settings to improve the signal integrity of the link. The Channel Manager is in the Workspace area of the System Console.

The Channel Manager consists of three tabs that display components in a spreadsheet format:

- Transmitter Channels
- Receiver Channels
- Transceiver Links

The columns on each tab depend on the parameters of each device.

Figure 100. Example: Receiver Channels Tab of the Channel Manager for Intel Stratix 10 E-Tile devices

Columns vary depending on device family. Right-click a column header to hide.

Click to view all settings of selected channel or link

Channel Manager Functions

The Channel Manager simplifies actions such as:

- Copying and pasting settings—Copy, paste, import, and export PMA settings to and from channels.
- Importing and exporting settings—To export PMA settings to a text file, select a row in the Channel Manager. To apply the PMA settings from a text file, select one or more rows in the Channel Manager. The PMA settings in the text file apply to a single channel. When you import the PMA settings from a text file, you are duplicating one set of PMA settings for all the channels you select.
- Starting and stopping tests—The Channel Manager allows you to start and stop tests by right-clicking the channels. You can select two or more rows in the Channel Manager to start or stop test for multiple channels.
8.2.1. Channel Display Modes

The three channel display modes are:

- **Current** (default)—shows the current values from the device. Blue text indicates that the settings are live.
- **Min/Max**—shows the minimum and maximum values to be used in the auto sweep.
- **Best**—shows the best tested values from the last completed auto sweep run.

*Note:* The Transmitter Channels tab only shows the Current display mode. The Transceiver Toolkit requires a receiver channel to perform auto sweep tests.

8.3. Transceiver Debugging Flow Walkthrough

These steps describe the high-level process of debugging transceivers with the Transceiver Toolkit.

1. Modify the design to enable transceiver debug.
2. Load the modified design to the FPGA.
3. Load the design to the Transceiver Toolkit.
4. Link hardware resources.
5. Verify hardware connections.
6. Identify transceiver channels.
7. Run link tests or control PMA analog settings.

8.4. Modifying the Design to Enable Transceiver Debug

To enable debugging capabilities, you must change parameters of one or more transceiver Intel FPGA IP Cores.

*Related Information*

- Device Support on page 174
8.4.1. Debug Parameters for Transceiver IP Cores

For all devices that the Intel Quartus Prime Pro Edition supports, you must enable the following parameters in the Transceiver PHY Intel FPGA IP:

Table 33. Parameters to Enable Debugging in Transceiver PHY IP

<table>
<thead>
<tr>
<th>Parameter</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>Enable Dynamic Reconfiguration</td>
<td>Allows you to change the behavior of the transceiver channels and PLLs without powering down the device</td>
</tr>
<tr>
<td>Enable Native PHY Debug Master Endpoint(NPDME)</td>
<td>Allows you to access the transceiver and PLL registers through System Console. When you recompile your design, Intel Quartus Prime software inserts the ADME debug fabric and embedded logic.</td>
</tr>
<tr>
<td>Enable control and status registers</td>
<td>Enables soft registers to read status signals and write control signals on the PHY interface through the embedded debug.</td>
</tr>
<tr>
<td>Enable PRBS Soft Accumulators</td>
<td>Enables soft logic for performing PRBS bit and error accumulation when you use the hard PRBS generator and checker.</td>
</tr>
</tbody>
</table>

Designs targeting Intel Stratix 10 L- and H-Tile devices require that you also activate debugging features in other Intel FPGA IPs:

Table 34. Transceiver IPs and Parameters to Enable Debugging on Intel Stratix 10 L- and H-Tile Devices

<table>
<thead>
<tr>
<th>Intel FPGA IP</th>
<th>Parameters to Enable</th>
</tr>
</thead>
</table>
| Transceiver ATX PLL | • Enable Dynamic Reconfiguration  
|                   | • Enable Native PHY Debug Master Endpoint                |
| CMU PLL           |                                                            |
| PLL               |                                                            |

Related Information
Instantiating and Parameterizing Debug IP cores on page 181

8.4.1.1. Debug Parameters for Intel Arria 10 and Intel Cyclone 10 GX Transceiver IPs in the Parameter Editor

The following figures illustrate the parameters that you must enable to debug transceivers in Intel Arria 10 and Intel Cyclone 10 GX designs.
For more information about dynamic reconfiguration parameters in Intel Arria 10 devices, refer to the *Intel Arria 10 Transceiver PHY User Guide*.

For more information about dynamic reconfiguration parameters in Intel Cyclone 10 GX devices, refer to the *Intel Cyclone 10 GX Transceiver PHY User Guide*.

**Related Information**

- Dynamic Reconfiguration Parameters
- Reconfiguration Interface and Dynamic Reconfiguration
  In *Intel Cyclone 10 GX Transceiver PHY User Guide*
8.4.1.2. Debug Parameters for Intel Stratix 10 L- and H-Tile Transceiver IPs in the Parameter Editor

The following figures illustrate the parameters that you must enable to debug transceivers in Intel Stratix 10 L- and H-Tile designs.

**Figure 103. Dynamic Reconfiguration Parameters in Intel Stratix 10 L- and H-Tile Transceiver Native PHY IP Core**

![Dynamic Reconfiguration Parameters in Intel Stratix 10 L- and H-Tile Transceiver Native PHY IP Core](image1)

**Figure 104. Dynamic Reconfiguration Parameters in Intel Stratix 10 L- and H-Tile Transceiver ATX PLL IP Core**

![Dynamic Reconfiguration Parameters in Intel Stratix 10 L- and H-Tile Transceiver ATX PLL IP Core](image2)
For more information about dynamic reconfiguration parameters in Intel Stratix 10 L- and H-Tile devices, refer to the Intel Stratix 10 L- and H-Tile Transceiver PHY User Guide.

**Related Information**

Dynamic Reconfiguration Parameters
In Intel Stratix 10 L- and H-Tile Transceiver PHY User Guide

8.4.1.3. Debug Parameters for Intel Stratix 10 E-Tile Transceiver IPs in the Parameter Editor

The following figures illustrate the parameters that you must enable to debug transceivers in Intel Stratix 10 E-Tile designs.
Figure 107. Parameters for Transceiver Debug in Intel Stratix 10 E-Tile Transceiver IP

For more information about dynamic reconfiguration parameters in Intel Stratix 10 E-Tile devices, refer to the *Intel Stratix 10 E-Tile Transceiver PHY User Guide*.

**Related Information**

Dynamic Reconfiguration Parameters

In *Intel Stratix 10 E-Tile Transceiver PHY User Guide*

### 8.4.1.4. Instantiating and Parameterizing Debug IP cores

You can either activate these settings when you first instantiate these components, or modify the instances after preliminary compilation.

Refer to *Debug Parameters for Transceiver IP Cores* for information about which IP cores you must modify.

For each transceiver IP core:

1. In the **IP Components** tab of the Project Navigator, right-click the IP instance, and click **Edit in Parameter Editor**.
2. Turn on debug settings.
   
   Refer to the figures in *Debug Parameters for Transceiver IPs in the Parameter Editor*.
3. If applicable, connect the reference signals that the debugging logic requires.
   
   The ADME requires connections for clock and reset signals. For details about frequency requirements, refer to *Ports and Parameters* in the corresponding Transceiver PHY user guide.
4. Click **Generate HDL**.

After enabling parameters for all IPs in the design, recompile the project.

**Related Information**

- **Debug Parameters for Transceiver IP Cores** on page 177
- **Ports and Parameters**
  
  In *Intel Arria 10 Transceiver PHY User Guide*
- **Ports and Parameters**
  
  In *Intel Cyclone 10 GX Transceiver PHY User Guide*
- **Ports and Parameters**
  
  In *Intel Stratix 10 L- and H-Tile Transceiver PHY User Guide*
• Ports and Parameters
  In Intel Stratix 10 E-Tile Transceiver PHY User Guide

8.5. Programming the Design into an Intel FPGA

After you include debug components in the design, compile, and generate programming files, you can program the design in the Intel FPGA.

Related Information
Programming Intel FPGA Devices

8.6. Loading the Design in the Transceiver Toolkit

If the FPGA is already programmed with the project when loading, the Transceiver Toolkit automatically links the design to the target hardware in the toolkit. The toolkit automatically discovers links between transmitter and receiver of the same channel.

Before loading the device, ensure that you connect the hardware. The device and JTAG connections appear in the Device and Connections folders of the System Explorer pane.

To load the design into the Transceiver Toolkit:
1. In the System Console, click File ➤ Load Design.
2. Select the .sof programming file for the transceiver design.

After loading the project, the designs and design instances folders in the System Explorer pane display information about the design, such as the design name and the blocks in the design that can communicate to the System Console.

Related Information
System Explorer Pane on page 146

8.7. Linking Hardware Resources

Linking the hardware resources maps the project you load to the target FPGA. When you load multiple design projects for multiple FPGAs, linking indicates which of the projects is in each of the FPGAs. The toolkit automatically discovers hardware and designs that you connect. You can also manually link a design to connected hardware resources in the System Explorer.

If you are using more than one Intel FPGA board, you can set up a test with multiple devices linked to the same design. This setup is useful if you want to perform a link test between a transmitter and receiver on two separate devices. You can also load multiple Intel Quartus Prime projects and link between different systems. You can perform tests on separate and unrelated systems in a single Intel Quartus Prime instance.
8. Debugging Transceiver Links

Figure 108. One Channel Loopback Mode for Intel Arria 10, Intel Cyclone 10 GX, and Intel Stratix 10 devices

Figure 109. Four Channel Loopback Mode for Intel Arria 10, Intel Cyclone 10 GX, and Intel Stratix 10 devices

8.7.1. Linking One Design to One Device

To link one design to one device by one Intel FPGA Download Cable:
1. Load the design for your Intel Quartus Prime project.
2. If the design is not auto-linked, link each device to an appropriate design.
3. Create the link between channels on the device to test.
8.7.2. Linking Two Designs to Two Devices

To link two designs to two separate devices on the same board, connected by one Intel FPGA Download Cable download cable:

1. Load the design for all the Intel Quartus Prime project files you need.
2. If the design does not auto-link, link each device to an appropriate design
3. Open the project for the second device.
4. Link the second device on the JTAG chain to the second design (unless the design auto-links).
5. Create a link between the channels on the devices you want to test.

8.7.3. Linking One Design on Two Devices

To link the same design on two separate devices, follow these steps:

1. In the Transceiver Toolkit, open the .sof you are using on both devices.
2. Link the first device to this design instance.
3. Link the second device to the design.
4. Create a link between the channels on the devices you want to test.

8.7.4. Linking Designs and Devices on Separate Boards

To link two designs to two separate devices on separate boards that connect to separate Intel FPGA Download Cables:

1. Load the design for all the Intel Quartus Prime project files you need.
2. If the design does not auto-link, link each device to an appropriate design.
3. Create the link between channels on the device to test.
4. Link the device connected to the second Intel FPGA Download Cable to the second design.
5. Create a link between the channels on the devices you want to test.

8.7.5. Verifying Hardware Connections

After creating links, verify that the channels connect correctly and loop back properly on the hardware. This precaution saves time in the workflow.

Use the toolkit to send data patterns and receive them correctly:

1. In the Receiver tab, verify that RX CDR locked to Data is set to Locked.
2. Start the generator on the Transmitter Channel.
3. Start the checker on the Receiver Channel.
4. Verify you have Lock to Data, and the Bit Error Rate between the two is very low or zero.

After you verify communication between transmitter and receiver, you can create a link between the two transceivers and perform Auto Sweep and Eye Viewer\(^{(2)}\) tests with the pair.

### 8.8. Identifying Transceiver Channels

Verify whether the Transceiver Toolkit detects the channels correctly. If a receiver and transmitter share a transceiver channel, the toolkit identifies the channel.

The Transceiver Toolkit identifies and displays transmitter and receiver channels on the **Transmitter Channels** and **Receiver Channels** tabs of the Channel Manager. You can also manually identify the transmitter and receiver in a transceiver channel, and then create a link between the two for testing.

### 8.8.1. Controling Transceiver Channels

To adjust or monitor transmitter or receiver settings while the channels are running:
- In the **Transmitter Channels** tab, click **Control Transmitter Channel**
- In the **Receiver Channels** tab, click **Control Receiver Channel**.
- In the **Transceiver Links** tab, click **Control Receiver Channel**.

For example, you can transmit a data pattern across the transceiver link, and then report the signal quality of the data you receive.

### 8.9. Creating Transceiver Links

Creating a link designates which Transmitter and Receiver channels connect physically. The toolkit automatically creates links when a receiver and transmitter share a transceiver channel. You can also manually create and delete links between transmitter and receiver channels.

\(^{(2)}\) Eye Viewer available only for Intel Stratix 10 devices.
To create a transceiver link:
1. In the Channel Manager, click **Setup**.
2. Select the generator and checker you want to control.
3. Select the transmitter and receiver pair you want to control.
4. Click **Create Transceiver Link**.
5. Click **Close**.

The Transceiver Toolkit generates an automatic name for the link, but you can use a shorter, more meaningful name by typing in the **Link Alias** cell.

### 8.10. Running Link Tests

Once you identify the transceiver channels for debugging, you can run link tests. Use the **Transceiver Links** tab to control link tests.

When you run link tests, channel color highlights indicate the test status:

<table>
<thead>
<tr>
<th>Color</th>
<th>Transmitter Channel</th>
<th>Receiver Channel</th>
</tr>
</thead>
<tbody>
<tr>
<td>Red</td>
<td>Channel is closed or generator clock is not running.</td>
<td>Channel is closed or checker clock is not running.</td>
</tr>
<tr>
<td>Green</td>
<td>Generator is sending a pattern.</td>
<td>Checker is checking and data pattern is locked.</td>
</tr>
<tr>
<td>Neutral (same color as background)</td>
<td>Channel is open, generator clock is running, and generator is not sending a pattern.</td>
<td>Channel is open, checker clock is running, and checker is not checking.</td>
</tr>
<tr>
<td>Yellow</td>
<td>N/A</td>
<td>Checker is checking and data pattern is not locked.</td>
</tr>
</tbody>
</table>

### 8.10.1. Running BER Tests

BER tests help you assess signal integrity. Different transceiver parameters result in different BER values.

You run BER tests from the Transceiver Link **Basic** tab.
Figure 111. Example: Control Transceiver Link Tab (Intel Arria 10 devices)

To run a BER test in a transceiver link:
1. In the Channel Manager, select the transceiver link you want to test, and then click **Control Transceiver Link**.

Figure 112. Control Transceiver Link

2. In **Test pattern**, specify a PRBS test pattern.
3. Specify **Reconfiguration** settings for the Transmitter and Receiver Channel.
4. Click **Start** to run the test.

The Bit Error Rate that appears in **Receiver Channel** column, in the **Checker** section.
5. To reset the error counter, click **Reset**.

6. To stop the test, click **Stop**.

7. If you want to test the error rate with different reconfiguration parameters, change the parameters and then click **Start**.

For a list of reconfigurable transceiver parameters, refer to *User Interface Settings Reference*.

**Related Information**
*User Interface Settings Reference* on page 199

### 8.10.2. Link Optimization Tests

The Transceiver Toolkit auto sweep test automatically sweeps PMA ranges to determine the transceiver settings that provide the best signal integrity. The toolkit allows you to store a history of the test runs, and keep a record of the best PMA settings.

### 8.10.3. Running Eye Viewer Tests

The Transceiver Toolkit supports running eye tests for Intel Stratix 10 devices. For Intel Stratix 10 L- and H-Tile devices, you cannot perform eye measurements while the channel is in internal loopback.

The Eye Viewer tool allows you to set up and run eye tests, monitoring bit error and phase offset data.

1. In the receiver channel or the transceiver link channel, click a row, and then click **Receiver/Link Eye Viewer**.

**Figure 113. Click to open Eye Viewer**

The **Advanced** tab opens, with test mode set to **Eye Viewer**.

2. Set the test conditions to your preference.
   
   You can use an auto sweep test to determine acceptable settings.

3. Under **Eye Viewer settings**, specify the horizontal and vertical step intervals.
4. Click **Start**. During the test, the Eye Viewer tool gathers the channel’s current settings, and uses those settings to start a phase sweep.

5. Check the Eye Viewer status to see if the test finished.

6. To change PMA settings and run another test, click **Stop**, then **Reset**, and restart the Eye Viewer test.

   When the run completes, the **Heat Map** window appears, showing the results of the test run.

**Figure 114. Example: Result of an Eye Test for Design on Intel Stratix 10 E-Tile Device**

This eye diagram corresponds to NRZ encoding. For information about characteristics of an Eye diagram for transceivers with PAM4 encoding, refer to **AN 835: PAM4 Signaling Fundamentals**.

---

**Note:** Starting from Intel Quartus Prime version 18.0, you cannot import link test files from earlier releases. Likewise, you cannot import reports generated in Intel Quartus Prime 18.0 or later into earlier Quartus versions.

In the **Advanced** tab, click **Create Report** to view and export data to a table format.
8.11. Controlling PMA Analog Settings

The Transceiver Toolkit allows you to directly control PMA analog settings while the link is running. For a detailed description of each parameter, refer to the PHY user guide of the corresponding device.

To control PMA analog settings, follow these steps:

1. In the Channel Manager, click **Setup**.
2. In the **Transmitter Channels** tab, define a transmitter without a generator, and click **Create Transmitter Channel**.
3. In the **Receiver Channels** tab, define a receiver without a generator, and click **Create Receiver Channel**.
4. In the **Transceiver Links** tab, select the transmitter and receivers you want to control, and click **Create Transceiver Link**.
5. Click **Close**.
6. Click **Control Receiver Channel**, **Control Transmitter Channel**, or **Control Transceiver Link** to directly control the PMA settings while running.

8.11.1. Intel Arria 10 and Intel Cyclone 10 GX PMA Settings

The following figures show the PMA analog settings for Intel Arria 10 and Intel Cyclone 10 GX devices.
Figure 116. Transmitter Channel PMA Settings (Intel Arria 10 and Intel Cyclone 10 GX)
Figure 117. Receiver Channel PMA Settings (Intel Arria 10 and Intel Cyclone 10 GX)
8. Debugging Transceiver Links

UG-20139 | 2019.09.30

Figure 118. Transceiver Link PMA Settings (Intel Arria 10 and Intel Cyclone 10 GX)

Related Information

- Instantiating and Parameterizing Debug IP cores on page 181
- PMA Parameters
  - In Intel Arria 10 Transceiver PHY User Guide
- PMA Parameters
  - In Intel Cyclone 10 GX Transceiver PHY User Guide
8.11.2. Intel Stratix 10 L- and H-Tile PMA Settings

The following figures show the PMA settings for Intel Stratix 10 L- and H-Tile devices.

Figure 119. Transmitter Channel PMA Settings (Intel Stratix 10 L- and H-Tile)
Figure 120. Receiver Channel PMA Settings (Intel Stratix 10 L- and H-Tile)
Figure 121. Transceiver Link PMA Settings (Intel Stratix 10 L- and H-Tile)

Related Information

- Instantiating and Parameterizing Debug IP cores
- Analog PMA Settings Parameters
  In Intel Stratix 10 L- and H-Tile Transceiver PHY User Guide

8.11.3. Intel Stratix 10 E-Tile PMA Settings

The following figures show the PMA settings for Intel Stratix 10 E-Tile devices.
Figure 122. Intel Stratix 10 E-Tile Transmitter Channel PMA Settings

Figure 123. Intel Stratix 10 E-Tile Receiver Channel PMA Settings

Figure 124. Intel Stratix 10 E-Tile Transceiver Link PMA Settings
### Related Information
- Instantiating and Parameterizing Debug IP cores
- PMA Parameters
  In *Intel Stratix 10 E-Tile Transceiver PHY User Guide*

## 8.12. User Interface Settings Reference

The Transceiver Toolkit user interface contains the following settings:

### Table 36. Transceiver Toolkit Control Pane Settings

Settings in alphabetical order. All the settings appear in the Transceiver Link control pane.

<table>
<thead>
<tr>
<th>Setting</th>
<th>Description</th>
<th>Device Families</th>
<th>Control Pane</th>
</tr>
</thead>
<tbody>
<tr>
<td>Alias</td>
<td>Name you choose for the channel.</td>
<td>All supported device families</td>
<td>Transmitter pane, Receiver pane</td>
</tr>
<tr>
<td>Auto Sweep status</td>
<td>Reports the current and best tested bits, errors, bit error rate, and case count for the current Auto Sweep test.</td>
<td>All supported device families</td>
<td>Receiver pane</td>
</tr>
<tr>
<td>Bit error rate (BER)</td>
<td>Reports the number of errors divided by bits tested since the last reset of the checker.</td>
<td>All supported device families</td>
<td>Receiver pane</td>
</tr>
<tr>
<td>Channel address</td>
<td>Logical address number of the transceiver channel.</td>
<td>All supported device families</td>
<td>Transmitter pane, Receiver pane</td>
</tr>
<tr>
<td>CTLE AC Gain</td>
<td>Specifies the receiver’s Continuous Time Linear Equalization (CTLE) AC Gain. The full range of AC gain goes from approximately -2 dB at the peak frequency (setting 0) to +10 dB at the peak frequency (setting 15).</td>
<td>Intel Stratix 10 L- and H-Tile</td>
<td>Receiver pane</td>
</tr>
<tr>
<td>CTLE EQ Gain</td>
<td>Specifies the CTLE EQ Gain for the receiver. The full range of EQ gain goes from approximately 0 dB from the peak frequency (setting 0) to -16 dB from the peak frequency (setting 47).</td>
<td>Intel Stratix 10 L- and H-Tile</td>
<td>Receiver pane</td>
</tr>
</tbody>
</table>
| CTLE DFE mode    | • Adaptive CTLE, Adaptive VGA, 1-Tap Adaptive DFE  
                   • Manual CTLE, Manual VGA, DFE off  
                   • Adaptive CTLE, Adaptive VGA, All-Tap Adaptive DFE  
                   • Adaptive CTLE, Adaptive VGA, DFE Off | Intel Arria 10 and Intel Cyclone 10 GX | Receiver pane      |
<p>| Data rate        | Data rate of the channel that appears in the project file, or data rate the frequency detector measures. To use the frequency detector, turn on <em>Enable Frequency Counter</em> in the Data Pattern Checker IP core or Data Pattern Generator IP core, regenerate the IP cores, and recompile the design. The measured data rate depends on the Avalon management clock frequency that appears in the project file. If you make changes to your settings and want to sample the data rate again, click the <em>Refresh</em> button next to the Data rate. | All supported device families         | Transmitter pane, Receiver pane |
| DC gain          | Provides an equal boost to the incoming signal across the frequency spectrum. | Intel Arria 10 and Intel Cyclone 10 GX | Receiver pane      |</p>
<table>
<thead>
<tr>
<th>Setting</th>
<th>Description</th>
<th>Device Families</th>
<th>Control Pane</th>
</tr>
</thead>
<tbody>
<tr>
<td>DFE mode</td>
<td>Decision feedback equalization (DFE) for improving signal quality.</td>
<td>Intel Arria 10 and Intel Cyclone 10 GX</td>
<td>Receiver pane</td>
</tr>
<tr>
<td></td>
<td></td>
<td>Intel Arria 10 and Intel Cyclone 10 GX</td>
<td>Receiver pane</td>
</tr>
<tr>
<td></td>
<td></td>
<td>Intel Stratix 10 E-Tile</td>
<td>Receiver pane</td>
</tr>
<tr>
<td>E-Tile Adaptation Mode</td>
<td>Specifies the tuning mode for the Receiver equalizer parameters:</td>
<td>Intel Arria 10 and Intel Cyclone 10 GX</td>
<td>Receiver pane</td>
</tr>
<tr>
<td></td>
<td>• Continuous Adaptation</td>
<td>Intel Stratix 10 E-Tile</td>
<td>Receiver pane</td>
</tr>
<tr>
<td></td>
<td>• One-Time Adaptation</td>
<td>Intel Stratix 10 E-Tile</td>
<td>Receiver pane</td>
</tr>
<tr>
<td></td>
<td>Note: When running the One-Time Adaptation Mode, ensure that BER measurement is not running at the same time. The Start One-Time button remains pressed until the adaptation finishes.</td>
<td>Intel Stratix 10 E-Tile</td>
<td>Receiver pane</td>
</tr>
<tr>
<td>Equalization control</td>
<td>Boosts the high-frequency gain of the incoming signal to compensate for the low-pass filter effects of the physical medium. When you use this option with DFE, use DFE in Manual or Adaptation Enabled mode.</td>
<td>Intel Arria 10 and Intel Cyclone 10 GX</td>
<td>Receiver pane</td>
</tr>
<tr>
<td>Equalization mode</td>
<td>For Intel Arria 10 devices, you can set Equalization Mode to Manual or Triggered.</td>
<td>Intel Arria 10 and Intel Cyclone 10 GX</td>
<td>Receiver pane</td>
</tr>
<tr>
<td>Error rate limit</td>
<td>Turns on or off error rate limits. Start checking after specifies the number of bits the toolkit waits before looking at the bit error rate (BER) for the next two checks. Bit error rate achieves below sets upper bit error rate limits. If the error rate is better than the set error rate, the test ends. Bit error rate exceeds sets lower bit error rate limits. If the error rate is worse than the set error rate, the test ends.</td>
<td>All supported device families</td>
<td>Receiver pane</td>
</tr>
<tr>
<td>Generator/Checker mode</td>
<td>Specifies Data pattern checker or Serial bit comparator for BER tests. If you enable Serial bit comparator the Data Pattern Generator sends the PRBS pattern, but the serial bit comparator checks the pattern. In Bypass mode, clicking Start begins counting on the Serial bit comparator. For BER testing: • Intel Arria 10 devices support the Data Pattern Checker and the Hard PRBS.</td>
<td>All supported device families</td>
<td>Transmitter pane Receiver pane</td>
</tr>
<tr>
<td>Increase test range</td>
<td>For the selected set of controls, increases the span of tests by one unit down for the minimum, and one unit up for the maximum. You can span either PMA Analog controls (non-DFE controls), or the DFE controls. You can quickly set up a test to check if any PMA setting combinations near your current best yields better results. To use, right-click the Advanced panel</td>
<td>All supported device families</td>
<td>Receiver pane</td>
</tr>
</tbody>
</table>

continued...
<table>
<thead>
<tr>
<th>Setting</th>
<th>Description</th>
<th>Device Families</th>
<th>Control Pane</th>
</tr>
</thead>
<tbody>
<tr>
<td>Maximum tested bits</td>
<td>Sets the maximum number of bits tested for each test iteration.</td>
<td>All supported device families</td>
<td>Receiver pane</td>
</tr>
<tr>
<td>Number of bits tested</td>
<td>Specifies the number of bits tested since the last reset of the checker.</td>
<td>All supported device families</td>
<td>Receiver pane</td>
</tr>
<tr>
<td>Number of error bits</td>
<td>Specifies the number of error bits encountered since the last reset of the checker.</td>
<td>All supported device families</td>
<td>Receiver pane</td>
</tr>
<tr>
<td>PLL refclk freq</td>
<td>Channel reference clock frequency that appears in the project file, or reference clock frequency calculated from the measured data rate.</td>
<td>All supported device families</td>
<td>Transmitter pane, Receiver pane</td>
</tr>
<tr>
<td>Populate with</td>
<td>Right-click the Advanced panel to load current values on the device as a starting point, or initially load the best settings auto sweep determines. The Intel Quartus Prime software automatically applies the values you specify in the drop-down lists for the Transmitter settings and Receiver settings.</td>
<td>All supported device families</td>
<td>Receiver pane</td>
</tr>
<tr>
<td>Preamble word</td>
<td>Word to send out if you use the preamble mode (only if you use soft PRBS Data Pattern Generator and Checker).</td>
<td>All supported device families</td>
<td>Transmitter pane</td>
</tr>
<tr>
<td>Pre-emphasis</td>
<td>This programmable module boosts high frequencies in the transmit data for each transmit buffer signal. This action counteracts possible attenuation in the transmission media.</td>
<td>All supported device families</td>
<td>Transmitter pane</td>
</tr>
<tr>
<td>Receiver channel</td>
<td>Specifies the name of the selected receiver channel.</td>
<td>All supported device families</td>
<td>Receiver pane</td>
</tr>
<tr>
<td>Refresh Button</td>
<td>After loading the .pof file, loads fresh settings from the registers after running dynamic reconfiguration.</td>
<td>All supported device families</td>
<td>Transmitter pane, Receiver pane</td>
</tr>
<tr>
<td>Reset</td>
<td>Resets the current test.</td>
<td>All supported device families</td>
<td>Receiver pane</td>
</tr>
<tr>
<td>Rules Based Configuration (RBC)</td>
<td>Displays in red any invalid combination of settings for each list under Transmitter settings and Receiver settings, based on previous settings.</td>
<td>Intel Arria 10, Intel Cyclone 10 GX, Intel Stratix 10 L- and H-Tile</td>
<td>Receiver pane</td>
</tr>
<tr>
<td>validity checking</td>
<td>When you enable this option, the settings appear in red to indicate the current combination is invalid. This action avoids manually testing invalid settings that you cannot compile for your design, and prevents setting the device into an invalid mode for extended periods of time and potentially damaging the circuits.</td>
<td>Intel Arria 10, Intel Cyclone 10 GX, Intel Stratix 10 L- and H-Tile</td>
<td>Receiver pane</td>
</tr>
<tr>
<td>Run length</td>
<td>Sets coverage parameters for test runs.</td>
<td>All supported device families</td>
<td>Transmitter pane, Receiver pane</td>
</tr>
<tr>
<td>RX CDR PLL status</td>
<td>Shows the receiver in lock-to-reference (LTR) mode. When in auto-mode, if data cannot be locked, this signal alternates in LTD mode if the CDR is locked to data.</td>
<td>All supported device families</td>
<td>Receiver pane</td>
</tr>
<tr>
<td>RX CDR data status</td>
<td>Shows the receiver in lock-to-data (LTD) mode. When in auto-mode, if data cannot be locked, the signal stays high when locked to data and never switches.</td>
<td>All supported device families</td>
<td>Receiver pane</td>
</tr>
<tr>
<td>Serial loopback enabled</td>
<td>Inserts a serial loopback before the buffers, allowing you to form a link on a transmitter and receiver pair on the same physical channel of the device.</td>
<td>All supported device families</td>
<td>Transmitter pane, Receiver pane</td>
</tr>
</tbody>
</table>

*continued...*
<table>
<thead>
<tr>
<th>Setting</th>
<th>Description</th>
<th>Device Families</th>
<th>Control Pane</th>
</tr>
</thead>
<tbody>
<tr>
<td><strong>Start</strong></td>
<td>Starts the pattern generator or checker on the channel to verify incoming data.</td>
<td>All supported device families</td>
<td>Transmitter pane Receiver pane</td>
</tr>
<tr>
<td><strong>Stop</strong></td>
<td>Stops generating patterns and testing the channel.</td>
<td>All supported device families</td>
<td>Transmitter pane Receiver pane</td>
</tr>
<tr>
<td><strong>Test pattern</strong></td>
<td>Test pattern sent by the transmitter channel.</td>
<td>All supported device families</td>
<td>Transmitter pane Receiver pane</td>
</tr>
</tbody>
</table>

### Device Family | Test Patterns Available
--- | ---
Intel Arria 10 and Intel Cyclone 10 GX | PRBS9, PRBS15, PRBS23, and PRBS31.
Intel Stratix 10 L- and H-Tile | PRBS7,PRBS9, PRBS15, PRBS23, and PRBS31
| | • PAM4: PRBS7Q,PRBS9Q, PRBS11Q,PRBS13Q,PRBS15Q,PRBS17Q,PRBS23Q, and PRBS31.

| **Time limit** | Specifies the time limit unit and value to have a maximum bounds time limit for each test iteration. | All supported device families | Receiver pane |
| **Transmitter channel** | Specifies the name of the selected transmitter channel. | All supported device families | Transmitter pane |
| **TX/CMU PLL status** | Specifies whether the transmitter channel PLL is locked to the reference clock. | All supported device families | Transmitter pane |
| **Use preamble upon start** | If turned on, sends the preamble word before the test pattern. If turned off, starts sending the test pattern immediately. | All supported device families | Transmitter pane |
| **VGA** | The variable gain amplifier (VGA) amplifies the signal amplitude and ensures a constant voltage swing before the data enters the Clock Data Recovery (CDR) block for sampling. This assignment controls the VGA output voltage swing, and allows values from 0 to 7. | Intel Arria 10 and Intel Cyclone 10 GX | Receiver pane |
| **VGA DC gain** | Specifies the VGA Gain for the receiver. The full range of VGA gain goes from approximately -5 dB (setting 0) to +7 dB (setting 31). | Intel Stratix 10 L- and H-Tile | Receiver pane |
| **VDD control** | Programmable transmitter differential output voltage. | All supported device families | Transmitter pane |

**Related Information**

Channel Manager on page 175
8.13. Troubleshooting Common Errors

**Missing high-speed link pin connections**

Check the pin connections to identify high-speed links (tx_p/n and rx_p/n) are missing. When porting an older design to the latest version of the Intel Quartus Prime software, make sure that these connections exist after porting.

**Reset Issues:**

Ensure that the reset input to the Transceiver Native PHY, Transceiver Reset Controller, and ATX PLL Intel FPGA IPs is not held active (1'b1). The Transceiver Toolkit highlights in red all the Transceiver Native PHY channels that you are setting up.

**Unconnected reconfig_clk**

You must connect and drive the reconfig_clk input to the Transceiver Native PHY and ATX PLL Intel FPGA IPs. Otherwise, the toolkit does not display the transceiver link channel.

8.14. Scripting API Reference

The Intel Quartus Prime software provides an API to access Transceiver Toolkit functions using Tcl commands, and script tasks such as linking device resources and identifying high-speed serial links.

To save the project setup in a Tcl script for use in subsequent testing sessions:

1. Set up and define links that describe the entire physical system.
2. Click **Save Tcl Script** to save the setup for future use.

You can also build a custom test routine script.

To run the scripts, double-click the script name in the System Explorer scripts folder.

To view a list of the available Tcl command descriptions from the Tcl Console window, including example usage:

1. In the Tcl console, type `help help`. The Console displays all Transceiver Toolkit Tcl commands.
2. Type `help <command name>`. The Console displays the command description.

8.14.1. Transceiver Toolkit Commands

The following tables list the available Transceiver Toolkit scripting commands.
Table 37. Transceiver Toolkit channel_rx Commands

<table>
<thead>
<tr>
<th>Command</th>
<th>Arguments</th>
<th>Function</th>
</tr>
</thead>
<tbody>
<tr>
<td>transceiver_channel_rx_get_data</td>
<td>&lt;service-path&gt;</td>
<td>Returns a list of the current checker data. The results are in the order of number of bits, number of errors, and bit error rate.</td>
</tr>
<tr>
<td>transceiver_channel_rx_get_dcgain</td>
<td>&lt;service-path&gt;</td>
<td>Gets the DC gain value on the receiver channel.</td>
</tr>
<tr>
<td>transceiver_channel_rx_get_dfe_tap_value</td>
<td>&lt;service-path&gt; &lt;tap position&gt;</td>
<td>Gets the current tap value of the channel you specify at the tap position you specify.</td>
</tr>
<tr>
<td>transceiver_channel_rx_get_eqctrl</td>
<td>&lt;service-path&gt;</td>
<td>Gets the equalization control value on the receiver channel.</td>
</tr>
<tr>
<td>transceiver_channel_rx_get_pattern</td>
<td>&lt;service-path&gt;</td>
<td>Returns the current data checker pattern by name.</td>
</tr>
<tr>
<td>transceiver_channel_rx_has_dfe</td>
<td>&lt;service-path&gt;</td>
<td>Reports whether the channel you specify has the DFE feature available.</td>
</tr>
<tr>
<td>transceiver_channel_rx_is_checking</td>
<td>&lt;service-path&gt;</td>
<td>Returns non-zero if the checker is running.</td>
</tr>
<tr>
<td>transceiver_channel_rx_is_dfe_enabled</td>
<td>&lt;service-path&gt;</td>
<td>Reports whether the DFE feature is enabled on the channel you specify.</td>
</tr>
<tr>
<td>transceiver_channel_rx_is_locked</td>
<td>&lt;service-path&gt;</td>
<td>Returns non-zero if the checker is locked onto the incoming data.</td>
</tr>
<tr>
<td>transceiver_channel_rx_reset_counters</td>
<td>&lt;service-path&gt;</td>
<td>Resets the bit and error counters inside the checker.</td>
</tr>
<tr>
<td>transceiver_channel_rx_reset</td>
<td>&lt;service-path&gt;</td>
<td>Resets the channel you specify.</td>
</tr>
<tr>
<td>transceiver_channel_rx_set_dcgain</td>
<td>&lt;service-path&gt; &lt;value&gt;</td>
<td>Sets the DC gain value on the receiver channel.</td>
</tr>
<tr>
<td>transceiver_channel_rx_set_dfe_enabled</td>
<td>&lt;service-path&gt; &lt;disable(0)/enable(1)&gt;</td>
<td>Enables or disables the DFE feature on the channel you specify.</td>
</tr>
<tr>
<td>transceiver_channel_rx_set_dfe_tap_value</td>
<td>&lt;service-path&gt; &lt;tap position&gt; &lt;tap value&gt;</td>
<td>Sets the current tap value of the channel you specify at the tap position you specify to the value you specify.</td>
</tr>
<tr>
<td>transceiver_channel_rx_set_dfe_adaptive</td>
<td>&lt;service-path&gt; &lt;adaptive-mode&gt;</td>
<td>Sets DFE adaptation mode of the channel you specify.</td>
</tr>
<tr>
<td></td>
<td></td>
<td><strong>Value</strong></td>
</tr>
<tr>
<td></td>
<td></td>
<td>0</td>
</tr>
<tr>
<td></td>
<td></td>
<td>1</td>
</tr>
<tr>
<td>transceiver_channel_rx_set_eqctrl</td>
<td>&lt;service-path&gt; &lt;value&gt;</td>
<td>Sets the equalization control value on the receiver channel.</td>
</tr>
<tr>
<td>transceiver_channel_rx_start_checking</td>
<td>&lt;service-path&gt;</td>
<td>Starts the checker.</td>
</tr>
<tr>
<td>transceiver_channel_rx_stop_checking</td>
<td>&lt;service-path&gt;</td>
<td>Stops the checker.</td>
</tr>
</tbody>
</table>
### Transceiver Toolkit channel_rx Commands

<table>
<thead>
<tr>
<th>Command</th>
<th>Arguments</th>
<th>Function</th>
</tr>
</thead>
<tbody>
<tr>
<td>transceiver_channel_rx_set_pattern</td>
<td>&lt;service-path&gt; &lt;pattern-name&gt;</td>
<td>Sets the expected pattern to the one specified by the pattern name.</td>
</tr>
<tr>
<td>transceiver_channel_rx_set_word_aligner_enabled</td>
<td>&lt;service-path&gt; &lt;disable(0)/enable(1)&gt;</td>
<td>Enables or disables the word aligner of the channel you specify.</td>
</tr>
<tr>
<td>transceiver_channel_rx_is_word_aligner_enabled</td>
<td>&lt;service-path&gt; &lt;disable(0)/enable(1)&gt;</td>
<td>Reports whether the word aligner feature is enabled on the channel you specify.</td>
</tr>
<tr>
<td>transceiver_channel_rx_is_locked</td>
<td>&lt;service-path&gt;</td>
<td>Returns non-zero if the checker is locked onto the incoming signal.</td>
</tr>
<tr>
<td>transceiver_channel_rx_is_rx_locked_to_data</td>
<td>&lt;service-path&gt;</td>
<td>Returns 1 if transceiver is in lock to data (LTD) mode. Otherwise 0.</td>
</tr>
<tr>
<td>transceiver_channel_rx_is_rx_locked_to_ref</td>
<td>&lt;service-path&gt;</td>
<td>Returns 1 if transceiver is in lock to reference (LTR) mode. Otherwise 0.</td>
</tr>
</tbody>
</table>

### Transceiver Toolkit channel_tx Commands

<table>
<thead>
<tr>
<th>Command</th>
<th>Arguments</th>
<th>Function</th>
</tr>
</thead>
<tbody>
<tr>
<td>transceiver_channel_tx_disable_preamble</td>
<td>&lt;service-path&gt;</td>
<td>Disables the preamble mode at the beginning of generation.</td>
</tr>
<tr>
<td>transceiver_channel_tx_enable_preamble</td>
<td>&lt;service-path&gt;</td>
<td>Enables the preamble mode at the beginning of generation.</td>
</tr>
<tr>
<td>transceiver_channel_tx_get_number_of_preamble_beats</td>
<td>&lt;service-path&gt;</td>
<td>Returns the number of beats to send out the preamble word.</td>
</tr>
<tr>
<td>transceiver_channel_tx_get_pattern</td>
<td>&lt;service-path&gt;</td>
<td>Returns the pattern.</td>
</tr>
<tr>
<td>transceiver_channel_tx_get_preamble_word</td>
<td>&lt;service-path&gt;</td>
<td>Returns the preamble word.</td>
</tr>
<tr>
<td>transceiver_channel_tx_get_preemph_preactap1</td>
<td>&lt;service-path&gt;</td>
<td>Gets the pre-emphasis first pre-tap value on the transmitter channel.</td>
</tr>
<tr>
<td>transceiver_channel_tx_get_preemph_posttap1</td>
<td>&lt;service-path&gt;</td>
<td>Gets the pre-emphasis first post-tap value on the transmitter channel.</td>
</tr>
<tr>
<td>transceiver_channel_tx_get_preemph_posttap2</td>
<td>&lt;service-path&gt;</td>
<td>Gets the pre-emphasis second post-tap value on the transmitter channel.</td>
</tr>
<tr>
<td>transceiver_channel_tx_get_preemph_preactap2</td>
<td>&lt;service-path&gt;</td>
<td>Gets the pre-emphasis second pre-tap value on the transmitter channel.</td>
</tr>
<tr>
<td>transceiver_channel_tx_get_vodctrl</td>
<td>&lt;service-path&gt;</td>
<td>Gets the VOD control value on the transmitter channel.</td>
</tr>
<tr>
<td>transceiver_channel_tx_inject_error</td>
<td>&lt;service-path&gt;</td>
<td>Injects a 1-bit error into the generator’s output.</td>
</tr>
<tr>
<td>transceiver_channel_tx_is_generating</td>
<td>&lt;service-path&gt;</td>
<td>Returns non-zero if the generator is running.</td>
</tr>
<tr>
<td>transceiver_channel_tx_is_preamble_enabled</td>
<td>&lt;service-path&gt;</td>
<td>Returns non-zero if preamble mode is enabled.</td>
</tr>
</tbody>
</table>

*continued*...
### Table 39. Transceiver Toolkit Transceiver Toolkit debug_link Commands

<table>
<thead>
<tr>
<th>Command</th>
<th>Arguments</th>
<th>Function</th>
</tr>
</thead>
<tbody>
<tr>
<td>transceiver_channel_tx_set_number_of_preamble_beats</td>
<td>&lt;service-path&gt; &lt;number-of-preamble-beats&gt;</td>
<td>Sets the number of beats to send out the preamble word.</td>
</tr>
<tr>
<td>transceiver_channel_tx_set_pattern</td>
<td>&lt;service-path&gt; &lt;pattern-name&gt;</td>
<td>Sets the output pattern to the one specified by the pattern name.</td>
</tr>
<tr>
<td>transceiver_channel_tx_set_preamble_word</td>
<td>&lt;service-path&gt; &lt;preamble-word&gt;</td>
<td>Sets the preamble word to be sent out.</td>
</tr>
<tr>
<td>transceiver_channel_tx_set_preemph_pretap1</td>
<td>&lt;service-path&gt; &lt;value&gt;</td>
<td>Sets the pre-emphasis first pre-tap value on the transmitter channel.</td>
</tr>
<tr>
<td>transceiver_channel_tx_set_preemph_posttap1</td>
<td>&lt;service-path&gt; &lt;value&gt;</td>
<td>Sets the pre-emphasis first post-tap value on the transmitter channel.</td>
</tr>
<tr>
<td>transceiver_channel_tx_set_preemph_posttap2</td>
<td>&lt;service-path&gt; &lt;value&gt;</td>
<td>Sets the pre-emphasis second post-tap value on the transmitter channel.</td>
</tr>
<tr>
<td>transceiver_channel_tx_set_vodctrl</td>
<td>&lt;service-path&gt; &lt;vodctrl value&gt;</td>
<td>Sets the VOD control value on the transmitter channel.</td>
</tr>
<tr>
<td>transceiver_channel_tx_start_generation</td>
<td>&lt;service-path&gt;</td>
<td>Starts the generator.</td>
</tr>
<tr>
<td>transceiver_channel_tx_stop_generation</td>
<td>&lt;service-path&gt;</td>
<td>Stops the generator.</td>
</tr>
</tbody>
</table>

### Table 40. Transceiver Toolkit reconfig_analog Commands

<table>
<thead>
<tr>
<th>Command</th>
<th>Arguments</th>
<th>Function</th>
</tr>
</thead>
<tbody>
<tr>
<td>transceiver_reconfig_analog_get_logic_address</td>
<td>&lt;service-path&gt;</td>
<td>Gets the transceiver logic channel address currently set.</td>
</tr>
<tr>
<td>transceiver_reconfig_analog_get_rx_dc_gain</td>
<td>&lt;service-path&gt;</td>
<td>Gets the DC gain value on the receiver channel specified by the current logic channel address.</td>
</tr>
<tr>
<td>transceiver_reconfig_analog_get_rx_eq_ctrl</td>
<td>&lt;service-path&gt;</td>
<td>Gets the equalization control value on the receiver channel specified by the current logic channel address.</td>
</tr>
</tbody>
</table>

continued...
<table>
<thead>
<tr>
<th>Command</th>
<th>Arguments</th>
<th>Function</th>
</tr>
</thead>
<tbody>
<tr>
<td>transceiver_reconfig_analog_get_tx_premeeph_pretap1</td>
<td>&lt;service-path&gt;</td>
<td>Gets the pre-emphasis first pre-tap value on the transmitter channel specified by the current logic channel address.</td>
</tr>
<tr>
<td>transceiver_reconfig_analog_get_tx_premeeph_posttap1</td>
<td>&lt;service-path&gt;</td>
<td>Gets the pre-emphasis first post-tap value on the transmitter channel specified by the current logic channel address.</td>
</tr>
<tr>
<td>transceiver_reconfig_analog_get_tx_premeeph_posttap2</td>
<td>&lt;service-path&gt;</td>
<td>Gets the pre-emphasis second post-tap value on the transmitter channel specified by the current logic channel address.</td>
</tr>
<tr>
<td>transceiver_reconfig_analog_get_tx_premeeph_pretap2</td>
<td>&lt;service-path&gt;</td>
<td>Gets the pre-emphasis second pre-tap value on the transmitter channel specified by the current logic channel address.</td>
</tr>
<tr>
<td>transceiver_reconfig_analog_get_tx_vodctrl</td>
<td>&lt;service-path&gt;</td>
<td>Gets the $VOd$ control value on the transmitter channel specified by the current logic channel address.</td>
</tr>
<tr>
<td>transceiver_reconfig_analog_set_logic_al_channel_address</td>
<td>&lt;service-path&gt; &lt;logic channel address&gt;</td>
<td>Sets the transceiver logic channel address.</td>
</tr>
<tr>
<td>transceiver_reconfig_analog_set_rx_dc_gain</td>
<td>&lt;service-path&gt; &lt;dc_gain value&gt;</td>
<td>Sets the DC gain value on the receiver channel specified by the current logic channel address.</td>
</tr>
<tr>
<td>transceiver_reconfig_analog_set_rx_eqctrl</td>
<td>&lt;service-path&gt; &lt;eqctrl value&gt;</td>
<td>Sets the equalization control value on the receiver channel specified by the current logic channel address.</td>
</tr>
<tr>
<td>transceiver_reconfig_analog_set_tx_premeeph_pretap1</td>
<td>&lt;service-path&gt; &lt;value&gt;</td>
<td>Sets the pre-emphasis first pre-tap value on the transmitter channel specified by the current logic channel address.</td>
</tr>
<tr>
<td>transceiver_reconfig_analog_set_tx_premeeph_posttap1</td>
<td>&lt;service-path&gt; &lt;value&gt;</td>
<td>Sets the pre-emphasis first post-tap value on the transmitter channel specified by the current logic channel address.</td>
</tr>
<tr>
<td>transceiver_reconfig_analog_set_tx_premeeph_posttap2</td>
<td>&lt;service-path&gt; &lt;value&gt;</td>
<td>Sets the pre-emphasis second post-tap value on the transmitter channel specified by the current logic channel address.</td>
</tr>
<tr>
<td>transceiver_reconfig_analog_set_rx_eqctrl</td>
<td>&lt;service-path&gt; &lt;eqctrl value&gt;</td>
<td>Sets the equalization control value on the receiver channel specified by the current logic channel address.</td>
</tr>
</tbody>
</table>

Table 41. Channel Type Commands

<table>
<thead>
<tr>
<th>Command</th>
<th>Arguments</th>
<th>Function</th>
</tr>
</thead>
<tbody>
<tr>
<td>get_channel_type</td>
<td>&lt;service-path&gt; &lt;logical-channel-num&gt;</td>
<td>Reports the detected type (GX/GT) of channel &lt;logical-channel-num&gt; for the reconfiguration block located at &lt;service-path&gt;.</td>
</tr>
<tr>
<td>set_channel_type</td>
<td>&lt;service-path&gt; &lt;logical-channel-num&gt; &lt;channel-type&gt;</td>
<td>Overrides the detected channel type of channel &lt;logical-channel-num&gt; for the reconfiguration block located at &lt;service-path&gt; to the type specified (0:GX, 1:GT).</td>
</tr>
</tbody>
</table>
### 8.14.2. Data Pattern Generator Commands

You can use Data Pattern Generator commands to control data patterns for debugging transceiver channels. You must instantiate the Data Pattern Generator component to support these commands.

#### Table 42. Soft Data Pattern Generator Commands

<table>
<thead>
<tr>
<th>Command</th>
<th>Arguments</th>
<th>Function</th>
</tr>
</thead>
<tbody>
<tr>
<td>data_pattern_generator_start</td>
<td>&lt;service-path&gt;</td>
<td>Starts the data pattern generator.</td>
</tr>
<tr>
<td>data_pattern_generator_stop</td>
<td>&lt;service-path&gt;</td>
<td>Stops the data pattern generator.</td>
</tr>
<tr>
<td>data_pattern_generator_is_generating</td>
<td>&lt;service-path&gt;</td>
<td>Returns non-zero if the generator is running.</td>
</tr>
<tr>
<td>data_pattern_generator_inject_error</td>
<td>&lt;service-path&gt;</td>
<td>Injects a 1-bit error into the generator output.</td>
</tr>
<tr>
<td>data_pattern_generator_set_pattern</td>
<td>&lt;service-path&gt; &lt;pattern-name&gt;</td>
<td>Sets the output pattern that &lt;pattern-name&gt; specifies.</td>
</tr>
<tr>
<td>data_pattern_generator_get_pattern</td>
<td>&lt;service-path&gt;</td>
<td>Returns currently selected output pattern.</td>
</tr>
<tr>
<td>data_pattern_generator_get_available_patterns</td>
<td>&lt;service-path&gt;</td>
<td>Returns a list of available data patterns by name.</td>
</tr>
<tr>
<td>data_pattern_generator_enable_preamble</td>
<td>&lt;service-path&gt;</td>
<td>Enables the preamble mode at the beginning of generation.</td>
</tr>
<tr>
<td>data_pattern_generator_disable_preamble</td>
<td>&lt;service-path&gt;</td>
<td>Disables the preamble mode at the beginning of generation.</td>
</tr>
<tr>
<td>data_pattern_generator_is_preamble_enabled</td>
<td>&lt;service-path&gt;</td>
<td>Returns a non-zero value if preamble mode is enabled.</td>
</tr>
<tr>
<td>data_pattern_generator_set_preamble_word</td>
<td>&lt;preamble-word&gt;</td>
<td>Sets the preamble word (could be 32-bit or 40-bit).</td>
</tr>
<tr>
<td>data_pattern_generator_get_preamble_word</td>
<td>&lt;service-path&gt;</td>
<td>Gets the preamble word.</td>
</tr>
<tr>
<td>data_pattern_generator_set_preamble_beats</td>
<td>&lt;service-path&gt; &lt;number-of-preamble-beats&gt;</td>
<td>Sets the number of beats to send out in the preamble word.</td>
</tr>
</tbody>
</table>

<table>
<thead>
<tr>
<th>Value</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>PRBS7</td>
<td>Pseudo-random binary sequences. PRBS files are clear text, and you can modify the PRBS files.</td>
</tr>
<tr>
<td>PRBS15</td>
<td>Outputs high frequency, constant pattern of alternating 0s and 1s</td>
</tr>
<tr>
<td>PRBS23</td>
<td>Outputs low frequency, constant pattern of 10b'1111100000 for 10-bit symbols and 8b'11110000 for 8-bit symbols</td>
</tr>
<tr>
<td>PRBS31</td>
<td></td>
</tr>
<tr>
<td>HF</td>
<td></td>
</tr>
<tr>
<td>LF</td>
<td></td>
</tr>
</tbody>
</table>

---

*continued...*
Table 43. Hard Data Pattern Generator Commands

<table>
<thead>
<tr>
<th>Command</th>
<th>Arguments</th>
<th>Function</th>
</tr>
</thead>
<tbody>
<tr>
<td>data_pattern_generator_get_preamble_beats</td>
<td>&lt;service-path&gt;</td>
<td>Returns the currently set number of beats to send out in the preamble word.</td>
</tr>
<tr>
<td>data_pattern_generator_fcnter_start</td>
<td>&lt;service-path&gt;&lt;max-cycles&gt;</td>
<td>Sets the max cycle count and starts the frequency counter.</td>
</tr>
<tr>
<td>data_pattern_generator_check_status</td>
<td>&lt;service-path&gt;</td>
<td>Queries the data pattern generator for current status. Returns a bitmap indicating the status, with bits defined as follows:</td>
</tr>
<tr>
<td></td>
<td></td>
<td>Value</td>
</tr>
<tr>
<td>0</td>
<td>Enabled</td>
<td>1</td>
</tr>
<tr>
<td>2</td>
<td>Avalon</td>
<td>3</td>
</tr>
<tr>
<td>4</td>
<td>Source valid</td>
<td>5</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>data_pattern_generator_fcnter_report</td>
<td>&lt;service-path&gt;&lt;force-stop&gt;</td>
<td>Reports the current measured clock ratio, stopping the counting first depending on &lt;force-stop&gt;.</td>
</tr>
</tbody>
</table>

8.14.3. Data Pattern Checker Commands

You can use Data Pattern Checker commands to verify your generated data patterns. You must instantiate the Data Pattern Checker component to support these commands.
### Table 44. Soft Data Pattern Checker Commands

<table>
<thead>
<tr>
<th>Command</th>
<th>Arguments</th>
<th>Function</th>
</tr>
</thead>
<tbody>
<tr>
<td><code>data_pattern_checker_start</code></td>
<td><code>&lt;service-path&gt;</code></td>
<td>Starts the data pattern checker.</td>
</tr>
<tr>
<td><code>data_pattern_checker_stop</code></td>
<td><code>&lt;service-path&gt;</code></td>
<td>Stops the data pattern checker.</td>
</tr>
<tr>
<td><code>data_pattern_checker_is_checking</code></td>
<td><code>&lt;service-path&gt;</code></td>
<td>Returns a non-zero value if the checker is running.</td>
</tr>
<tr>
<td><code>data_pattern_checker_is_locked</code></td>
<td><code>&lt;service-path&gt;</code></td>
<td>Returns non-zero if the checker is locked onto the incoming data.</td>
</tr>
<tr>
<td><code>data_pattern_checker_set_pattern</code></td>
<td><code>&lt;service-path&gt;</code></td>
<td>Sets the expected pattern to <code>&lt;pattern-name&gt;</code>.</td>
</tr>
<tr>
<td><code>data_pattern_checker_get_pattern</code></td>
<td><code>&lt;service-path&gt;</code></td>
<td>Returns the currently selected expected pattern by name.</td>
</tr>
<tr>
<td><code>data_pattern_checker_get_available_patterns</code></td>
<td><code>&lt;service-path&gt;</code></td>
<td>Returns a list of available data patterns by name.</td>
</tr>
<tr>
<td><code>data_pattern_checker_get_data</code></td>
<td><code>&lt;service-path&gt;</code></td>
<td>Returns a list of the current checker data. The results are in the following order: number of bits, number of errors, and bit error rate.</td>
</tr>
<tr>
<td><code>data_pattern_checker_reset_counters</code></td>
<td><code>&lt;service-path&gt;</code></td>
<td>Resets the bit and error counters inside the checker.</td>
</tr>
<tr>
<td><code>data_pattern_checker_fcounter_start</code></td>
<td><code>&lt;service-path&gt;</code></td>
<td>Sets the max cycle count and starts the frequency counter.</td>
</tr>
<tr>
<td><code>data_pattern_checker_check_status</code></td>
<td><code>&lt;service-path&gt;</code></td>
<td>Queries the data pattern checker for current status. Returns a bitmap indicating status:</td>
</tr>
<tr>
<td></td>
<td></td>
<td>Value</td>
</tr>
<tr>
<td></td>
<td></td>
<td>0</td>
</tr>
<tr>
<td></td>
<td></td>
<td>1</td>
</tr>
<tr>
<td></td>
<td></td>
<td>2</td>
</tr>
<tr>
<td></td>
<td></td>
<td>3</td>
</tr>
<tr>
<td></td>
<td></td>
<td>4</td>
</tr>
<tr>
<td></td>
<td></td>
<td>5</td>
</tr>
<tr>
<td></td>
<td></td>
<td>6</td>
</tr>
<tr>
<td><code>data_pattern_checker_fcounter_report</code></td>
<td><code>&lt;service-path&gt;</code></td>
<td>Reports the current measured clock ratio, stopping the counting first depending on <code>&lt;force-stop&gt;</code>.</td>
</tr>
</tbody>
</table>

### Table 45. Hard Data Pattern Checker Commands

<table>
<thead>
<tr>
<th>Command</th>
<th>Arguments</th>
<th>Function</th>
</tr>
</thead>
<tbody>
<tr>
<td><code>hard_prbs_checker_start</code></td>
<td><code>&lt;service-path&gt;</code></td>
<td>Starts the specified hard PRBS checker.</td>
</tr>
<tr>
<td><code>hard_prbs_checker_stop</code></td>
<td><code>&lt;service-path&gt;</code></td>
<td>Stops the specified hard PRBS checker.</td>
</tr>
</tbody>
</table>
### 8.15. Debugging Transceiver Links Revision History

The following revision history applies to this chapter:

<table>
<thead>
<tr>
<th>Document Version</th>
<th>Intel Quartus Prime Version</th>
<th>Changes</th>
</tr>
</thead>
</table>
| 2019.07.05        | 18.1.0                     | • Rebranded Altera Debug Master Endpoint (ADME) to Native PHY Debug Master Endpoint (NPDME).  
|                   |                            | • Rebranded Altera Avalon Data Pattern Generator to Avalon Data Pattern Generator.  
|                   |                            | • Rebranded Altera Avalon Data Pattern Checker to Avalon Data Pattern Checker.  
|                   |                            | • Made a minor correction in the Running Tests topic. |
| 2018.07.03        | 18.0.0                     | • Added topic: Device Support  
|                   |                            | • Added support for Intel Stratix 10 TX/E-Tile.  
|                   |                            | • Added Device Family column to table: Transceiver Toolkit Control Pane Settings  
|                   |                            | • Updated Figures for Intel Stratix 10 L- and H-Tile PMA Settings |
| 2017.11.27        | 17.1.0                     | • Removed unsupported DFE adaptation mode from Transceiver Toolkit channel rx Commands table.  
|                   |                            | • Removed table: Transceiver Toolkit Decision Feedback Equalization (DFE) Commands.  
|                   |                            | • Removed table: Loopback Commands. |
| 2017.11.06        | 17.1.0                     | • Added support for Intel Stratix 10 devices.  
|                   |                            | • Renamed EyeQ to Eye Viewer.  
|                   |                            | • Added section about running tests for Intel Stratix 10 H-Tile Production devices using the Eye Viewer tool.  
|                   |                            | • Updated topic "Transceiver Debugging Flow" and renamed to "Transceiver Debugging Flow Walkthrough".  
|                   |                            | • Removed deprecated topic about configuring a design example.  
|                   |                            | • Updated instructions for instantiating and parameterizing Debug IP cores.  
|                   |                            | — Removed figure: "Altera Debug Master Endpoint Block Diagram".  
|                   |                            | • Added step on programming designs as a part of the debugging flow.  
|                   |                            | • Updated information about debugging transceiver links. |
| 2016.10.31        | 16.1.0                     | • Implemented Intel rebranding.  
|                   |                            | • Removed EyeQ support for Intel Arria 10.  
|                   |                            | • Renamed "Continuous Adaptation" to "Adaptation Enabled". |

---

8. Debugging Transceiver Links

<table>
<thead>
<tr>
<th>Command</th>
<th>Arguments</th>
<th>Function</th>
</tr>
</thead>
<tbody>
<tr>
<td>hard_prbs_checker_is_checking</td>
<td>&lt;service-path&gt;</td>
<td>Checks the running status of the specified hard PRBS checker. Returns a non-zero value if the checker is running.</td>
</tr>
<tr>
<td>hard_prbs_checker_set_pattern</td>
<td>&lt;service-path&gt; &lt;pattern&gt;</td>
<td>Sets the pattern of the specified hard PRBS checker to parameter &lt;pattern&gt;.</td>
</tr>
<tr>
<td>hard_prbs_checker_get_pattern</td>
<td>&lt;service-path&gt;</td>
<td>Returns the current pattern for a given hard PRBS checker.</td>
</tr>
<tr>
<td>hard_prbs_checker_get_available_patterns</td>
<td>&lt;service-path&gt;</td>
<td>Returns the available patterns for a given hard PRBS checker.</td>
</tr>
<tr>
<td>hard_prbs_checker_get_data</td>
<td>&lt;service-path&gt;</td>
<td>Returns the current bit and error count data from the specified hard PRBS checker.</td>
</tr>
<tr>
<td>hard_prbs_checker_reset_counters</td>
<td>&lt;service-path&gt;</td>
<td>Resets the bit and error counts of the specified hard PRBS checker.</td>
</tr>
<tr>
<td>Document Version</td>
<td>Intel Quartus Prime Version</td>
<td>Changes</td>
</tr>
<tr>
<td>------------------</td>
<td>-----------------------------</td>
<td>---------</td>
</tr>
</tbody>
</table>
| May 2015         | 15.0.0                      | • Added section about Implementation Differences Between Stratix V and Arria 10.  
• Added section about Recommended Flow for Arria 10 Transceiver Toolkit Design with the Quartus II Software.  
• Added section about Transceiver Toolkit Troubleshooting  
• Updated the following sections with information about using the Transceiver Toolkit with Arria 10 devices:  
  — Serial Bit Comparator Mode  
  — Arria 10 Support and Limitations  
  — Configuring BER Tests  
  — Configuring PRBS Signal Eye Tests  
  — Adapting Altera Design Examples  
  — Modifying Design Examples  
  — Configuring Custom Traffic Signal Eye Tests  
  — Configuring Link Optimization Tests  
  — Configuring PMA Analog Setting Control  
  — Running BER Tests  
  — Toolkit GUI Setting Reference  
• Reworked Table: Transceiver Toolkit IP Core Configuration  
• Replaced Figure: EyeQ Settings and Status Showing Results of Two Test Runs with Figure: EyeQ Settings and Status Showing Results of Three Test Runs.  
• Added Figure: Arria 10 Altera Debug Master Endpoint Block Diagram.  
• Added Figure: BER Test Configuration (Arria10/ Gen 10/ 20nm) Block Diagram.  
• Added Figure: PRBS Signal Test Configuration (Arria 10/ 20nm) Block Diagram.  
• Added Figure: Custom Traffic Signal Eye Test Configuration (Arria 10/ Gen 10/ 20nm) Block Diagram.  
• Added Figure: PMA Analog Setting Control Configuration (Arria 10/ Gen 10/ 20nm) Block Diagram.  
• Added Figure: One Channel Loopback Mode (Arria 10/ 20nm) Block Diagram.  
• Added Figure: Four Channel Loopback Mode (Arria 10/ Gen 10/ 20nm) Block Diagram.  
Software Version 15.0 Limitations  
• Transceiver Toolkit supports EyeQ for Arria 10 designs.  
• Supports optional hard acceleration for EyeQ. This allows for much faster EyeQ data collection. Enable this in the Arria 10 Transceiver Native PHY IP core under the **Dynamic Configuration** tab. Turn on **Enable ODI acceleration logic.** |
| December, 2014   | 14.1.0                      | • Added section about Arria 10 support and limitations. |
| June, 2014       | 14.0.0                      | • Updated GUI changes for Channel Manager with popup menus, IP Catalog, Quartus II, and Qsys.  
• Added ADME and JTAG debug link info for Arria 10.  
• Added instructions to run Tcl script from command line.  
• Added heat map display option.  
• Added procedure to use internal PLL to generate reconfig_clk.  
• Added note stating RX CDR PLL status can toggle in LTD mode. |
| November, 2013   | 13.1.0                      | • Reorganization and conversion to DITA. |
| May, 2013        | 13.0.0                      | • Added Conduit Mode Support, Serial Bit Comparator, Required Files and Tcl command tables. |
| November, 2012   | 12.1.0                      | • Minor editorial updates. Added Tcl help information and removed Tcl command tables. Added 28-Gbps Transceiver support section. **continued...**
### 8. Debugging Transceiver Links

#### Intel Quartus Prime Version

<table>
<thead>
<tr>
<th>Document Version</th>
<th>Intel Quartus Prime Version</th>
<th>Changes</th>
</tr>
</thead>
<tbody>
<tr>
<td>August, 2012</td>
<td>12.0.1</td>
<td>• General reorganization and revised steps in modifying Altera example designs.</td>
</tr>
<tr>
<td>June, 2012</td>
<td>12.0.0</td>
<td>• Maintenance release for update of Transceiver Toolkit features.</td>
</tr>
<tr>
<td>November, 2011</td>
<td>11.1.0</td>
<td>• Maintenance release for update of Transceiver Toolkit features.</td>
</tr>
<tr>
<td>May, 2011</td>
<td>11.0.0</td>
<td>• Added new Tcl scenario.</td>
</tr>
<tr>
<td>December, 2010</td>
<td>10.1.0</td>
<td>• Changed to new document template. Added new 10.1 release features.</td>
</tr>
<tr>
<td>August, 2010</td>
<td>10.0.1</td>
<td>• Corrected links.</td>
</tr>
<tr>
<td>July, 2010</td>
<td>10.0.0</td>
<td>• Initial release.</td>
</tr>
</tbody>
</table>

### Related Information

**Documentation Archive**

For previous versions of the *Intel Quartus Prime Handbook*, search the documentation archives.

If the table does not list a software version, the user guide for the previous software version applies.

<table>
<thead>
<tr>
<th>Intel Quartus Prime Version</th>
<th>User Guide</th>
</tr>
</thead>
<tbody>
<tr>
<td>18.1</td>
<td>Intel Quartus Prime Pro Edition User Guide Debug Tools</td>
</tr>
<tr>
<td>18.0</td>
<td>Intel Quartus Prime Pro Edition User Guide Debug Tools</td>
</tr>
</tbody>
</table>
A. Intel Quartus Prime Pro Edition User Guides

Refer to the following user guides for comprehensive information on all phases of the Intel Quartus Prime Pro Edition FPGA design flow.

Related Information

- **Intel Quartus Prime Pro Edition User Guide: Getting Started**
  Introduces the basic features, files, and design flow of the Intel Quartus Prime Pro Edition software, including managing Intel Quartus Prime Pro Edition projects and IP, initial design planning considerations, and project migration from previous software versions.

  Describes creating and optimizing systems using Platform Designer, a system integration tool that simplifies integrating customized IP cores in your project. Platform Designer automatically generates interconnect logic to connect intellectual property (IP) functions and subsystems.

  Describes best design practices for designing FPGAs with the Intel Quartus Prime Pro Edition software. HDL coding styles and synchronous design practices can significantly impact design performance. Following recommended HDL coding styles ensures that Intel Quartus Prime Pro Edition synthesis optimally implements your design in hardware.

- **Intel Quartus Prime Pro Edition User Guide: Design Compilation**
  Describes set up, running, and optimization for all stages of the Intel Quartus Prime Pro Edition Compiler. The Compiler synthesizes, places, and routes your design before generating a device programming file.

  Describes Intel Quartus Prime Pro Edition settings, tools, and techniques that you can use to achieve the highest design performance in Intel FPGAs. Techniques include optimizing the design netlist, addressing critical chains that limit retiming and timing closure, optimizing device resource usage, device floorplanning, and implementing engineering change orders (ECOs).

  Describes operation of the Intel Quartus Prime Pro Edition Programmer, which allows you to configure Intel FPGA devices, and program CPLD and configuration devices, via connection with an Intel FPGA download cable.

- **Intel Quartus Prime Pro Edition User Guide: Block-Based Design**
  Describes block-based design flows, also known as modular or hierarchical design flows. These advanced flows enable preservation of design blocks (or logic that comprises a hierarchical design instance) within a project, and reuse of design blocks in other projects.
• Intel Quartus Prime Pro Edition User Guide: Partial Reconfiguration
  Describes Partial Reconfiguration, an advanced design flow that allows you to
  reconfigure a portion of the FPGA dynamically, while the remaining FPGA
  design continues to function. Define multiple personas for a particular design
  region, without impacting operation in other areas.

• Intel Quartus Prime Pro Edition User Guide: Third-party Simulation
  Describes RTL- and gate-level design simulation support for third-party
  simulation tools by Aldec*, Cadence*, Mentor Graphics*, and Synopsys* that
  allow you to verify design behavior before device programming. Includes
  simulator support, simulation flows, and simulating Intel FPGA IP.

• Intel Quartus Prime Pro Edition User Guide: Third-party Synthesis
  Describes support for optional synthesis of your design in third-party synthesis
  tools by Mentor Graphics*, and Synopsys*. Includes design flow steps,
  generated file descriptions, and synthesis guidelines.

• Intel Quartus Prime Pro Edition User Guide: Third-party Logic Equivalence
  Checking Tools
  Describes support for optional logic equivalence checking (LEC) of your design
  in third-party LEC tools by OneSpin*.

• Intel Quartus Prime Pro Edition User Guide: Debug Tools
  Describes a portfolio of Intel Quartus Prime Pro Edition in-system design
  debugging tools for real-time verification of your design. These tools provide
  visibility by routing (or "tapping") signals in your design to debugging logic.
  These tools include System Console, Signal Tap logic analyzer, Transceiver
  Toolkit, In-System Memory Content Editor, and In-System Sources and Probes
  Editor.

  Explains basic static timing analysis principals and use of the Intel Quartus
  Prime Pro Edition Timing Analyzer, a powerful ASIC-style timing analysis tool
  that validates the timing performance of all logic in your design using an
  industry-standard constraint, analysis, and reporting methodology.

  Describes the Intel Quartus Prime Pro Edition Power Analysis tools that allow
  accurate estimation of device power consumption. Estimate the power
  consumption of a device to develop power budgets and design power supplies,
  voltage regulators, heat sink, and cooling systems.

• Intel Quartus Prime Pro Edition User Guide: Design Constraints
  Describes timing and logic constraints that influence how the Compiler
  implements your design, such as pin assignments, device options, logic
  options, and timing constraints. Use the Interface Planner to prototype
  interface implementations, plan clocks, and quickly define a legal device
  floorplan. Use the Pin Planner to visualize, modify, and validate all I/O
  assignments in a graphical representation of the target device.

  Describes support for optional third-party PCB design tools by Mentor
  Graphics* and Cadence*. Also includes information about signal integrity
  analysis and simulations with HSPICE and IBIS Models.

• Intel Quartus Prime Pro Edition User Guide: Scripting
  Describes use of Tcl and command line scripts to control the Intel Quartus
  Prime Pro Edition software and to perform a wide range of functions, such as
  managing projects, specifying constraints, running compilation or timing
  analysis, or generating reports.