<table>
<thead>
<tr>
<th>Contents</th>
<th>Page</th>
</tr>
</thead>
<tbody>
<tr>
<td>ASMI Parallel II Intel® FPGA IP Core User Guide</td>
<td>3</td>
</tr>
<tr>
<td>Parameters</td>
<td>4</td>
</tr>
<tr>
<td>Register Map</td>
<td>5</td>
</tr>
<tr>
<td>Operations</td>
<td>6</td>
</tr>
<tr>
<td>Control Status Register Operations</td>
<td>8</td>
</tr>
<tr>
<td>Memory Operations</td>
<td>9</td>
</tr>
<tr>
<td>ASMI Parallel II Intel FPGA IP Core Use Case Examples</td>
<td>10</td>
</tr>
<tr>
<td>Example 1: Read the Silicon ID of the Configuration Devices</td>
<td>12</td>
</tr>
<tr>
<td>Example 2: Read and Write One Word of Data at Address H'40000000</td>
<td>12</td>
</tr>
<tr>
<td>Example 3: Erase Sector 64</td>
<td>13</td>
</tr>
<tr>
<td>Example 4: Perform Sector Protect at Sectors (0 to 127)</td>
<td>13</td>
</tr>
<tr>
<td>Example 5: Read and Clear Flag Status Register</td>
<td>13</td>
</tr>
<tr>
<td>Example 6: Read and Write nvcr</td>
<td>13</td>
</tr>
<tr>
<td>ASMI Parallel II Intel FPGA IP Core User Guide Archives</td>
<td>13</td>
</tr>
<tr>
<td>Document Revision History for the ASMI Parallel II Intel FPGA IP Core User Guide</td>
<td>14</td>
</tr>
</tbody>
</table>
The ASMI Parallel II Intel® FPGA IP core provides access to the Intel FPGA configuration devices which are the quad-serial configuration (EPCQ), low-voltage quad-serial configuration (EPCQ-L), and EPCQ-A serial configuration. You can use this IP core to read and write data to the external flash devices for applications, such as remote system update and SEU Sensitivity Map Header File (.smh) storage.

Other than the features supported by the ASMI Parallel Intel FPGA IP core, the ASMI Parallel II Intel FPGA IP core additionally supports:

- Direct flash access (write/read) through the Avalon®-Memory Map (Avalon-MM) interface.
- Control register for other operations through the control status register (CSR) interface in the Avalon-MM.
- Translate the generic commands from the Avalon-MM into device command codes.

The ASMI Parallel II Intel FPGA IP core is available for all Intel FPGA device families including the Intel MAX® 10 devices which are using the GPIO mode.

The ASMI Parallel II Intel FPGA IP core only supports the EPCQ, EPCQ-L, and EPCQ-A devices. If you are using third-party flash devices, you must use the Generic Serial Flash Interface Intel FPGA IP core.

**Note:** The ASMI Parallel II Intel FPGA IP core is supported in the Intel Quartus® Prime software version 17.0 and onwards.

### Related Information

- **Introduction to Intel FPGA IP Cores**
  Provides general information about all Intel FPGA IP cores, including parameterizing, generating, upgrading, and simulating IP cores.

- **Creating Version-Independent IP and Qsys Simulation Scripts**
  Create simulation scripts that do not require manual updates for software or IP version upgrades.

- **Project Management Best Practices**
  Guidelines for efficient management and portability of your project and IP files.

- **ASMI Parallel Intel FPGA IP Core User Guide**
  Provides support for third-party flash devices.

- **Generic Serial Flash Interface Intel FPGA IP Core User Guide**

- **AN 720: Simulating the ASMI Block in Your Design**
Ports

Figure 1. Ports Block Diagram

<table>
<thead>
<tr>
<th>Signal</th>
<th>Width</th>
<th>Direction</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>avl_csr_addr</td>
<td>6</td>
<td>Input</td>
<td>Avalon-MM address bus. The address bus is in word addressing.</td>
</tr>
<tr>
<td>avl_csr_read</td>
<td>1</td>
<td>Input</td>
<td>Avalon-MM read control to the CSR.</td>
</tr>
<tr>
<td>avl_csr_write</td>
<td>1</td>
<td>Input</td>
<td>Avalon-MM write control to the CSR.</td>
</tr>
<tr>
<td>avl_csr_writedata</td>
<td>32</td>
<td>Input</td>
<td>Avalon-MM write data bus to CSR.</td>
</tr>
<tr>
<td>avl_mem_write</td>
<td>1</td>
<td>Input</td>
<td>Avalon-MM write control to the memory</td>
</tr>
<tr>
<td>avl_mem_burstcount</td>
<td>7</td>
<td>Input</td>
<td>Avalon-MM burst count for the memory. The value range from 1 to 64 (maximum page size).</td>
</tr>
<tr>
<td>avl_mem_waitrequest</td>
<td>1</td>
<td>Output</td>
<td>Avalon-MM waitrequest control from the memory.</td>
</tr>
<tr>
<td>avl_mem_read</td>
<td>1</td>
<td>Input</td>
<td>Avalon-MM read control to the memory</td>
</tr>
<tr>
<td>avl_mem_addr</td>
<td>N</td>
<td>Input</td>
<td>Avalon-MM address bus. The address bus is in word addressing.</td>
</tr>
<tr>
<td>avl_csr_rddata</td>
<td>32</td>
<td>Output</td>
<td>Avalon-MM read data bus from the CSR.</td>
</tr>
<tr>
<td>avl_csr_waitrequest</td>
<td>1</td>
<td>Output</td>
<td>Avalon-MM waitrequest control from the CSR.</td>
</tr>
<tr>
<td>avl_csr_rddata_valid</td>
<td>1</td>
<td>Output</td>
<td>Avalon-MM read data valid that indicates the CSR read data is available.</td>
</tr>
</tbody>
</table>

Avalon-MM slave interface for memory access (avl_mem)

<table>
<thead>
<tr>
<th>Signal</th>
<th>Width</th>
<th>Direction</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>avl_mem_write</td>
<td>1</td>
<td>Input</td>
<td>Avalon-MM write control to the memory</td>
</tr>
<tr>
<td>avl_mem_burstcount</td>
<td>7</td>
<td>Input</td>
<td>Avalon-MM burst count for the memory. The value range from 1 to 64 (maximum page size).</td>
</tr>
<tr>
<td>avl_mem_waitrequest</td>
<td>1</td>
<td>Output</td>
<td>Avalon-MM waitrequest control from the memory.</td>
</tr>
<tr>
<td>avl_mem_read</td>
<td>1</td>
<td>Input</td>
<td>Avalon-MM read control to the memory</td>
</tr>
<tr>
<td>avl_mem_addr</td>
<td>N</td>
<td>Input</td>
<td>Avalon-MM address bus. The address bus is in word addressing.</td>
</tr>
</tbody>
</table>

Table 1. Ports Description

continued...
<table>
<thead>
<tr>
<th>Signal</th>
<th>Width</th>
<th>Direction</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>avl_mem_writedata</td>
<td>32</td>
<td>Input</td>
<td>Avalon-MM write data bus to the memory</td>
</tr>
<tr>
<td>avl_mem_readdata</td>
<td>32</td>
<td>Output</td>
<td>Avalon-MM read data bus from the memory</td>
</tr>
<tr>
<td>avl_mem_rddata_valid</td>
<td>1</td>
<td>Output</td>
<td>Avalon-MM read data valid that indicates the memory read data is available.</td>
</tr>
<tr>
<td>avl_mem_byteenable</td>
<td>4</td>
<td>Input</td>
<td>Avalon-MM write data enable bus to memory. During bursting mode, byteenable bus will be logic high, 4'b1111.</td>
</tr>
</tbody>
</table>

**Clock and Reset**

<table>
<thead>
<tr>
<th>Signal</th>
<th>Width</th>
<th>Direction</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>clk</td>
<td>1</td>
<td>Input</td>
<td>Input clock to clock the IP core.</td>
</tr>
<tr>
<td>reset_n</td>
<td>1</td>
<td>Input</td>
<td>Asynchronous reset to reset the IP core.</td>
</tr>
</tbody>
</table>

**Conduit Interface**

<table>
<thead>
<tr>
<th>Signal</th>
<th>Width</th>
<th>Direction</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>fqspi_dataout</td>
<td>4</td>
<td>Bidirectional</td>
<td>Input or output port to feed data from the flash device.</td>
</tr>
<tr>
<td>qspi_dclk</td>
<td>1</td>
<td>Output</td>
<td>Provides clock signal to the flash device.</td>
</tr>
<tr>
<td>qspi_scein</td>
<td>1</td>
<td>Output</td>
<td>Provides the ncs signal to the flash device. Supports Stratix® V, Arria® V, Cyclone® V, and older devices.</td>
</tr>
<tr>
<td></td>
<td>3</td>
<td>Output</td>
<td>Provides the ncs signal to the flash device. Supports Intel Arria 10 and Intel Cyclone 10 GX devices.</td>
</tr>
</tbody>
</table>

**Related Information**

- Quad-Serial Configuration (EPCQ) Devices Datasheet
- EPCQ-L Serial Configuration Devices Datasheet
- EPCQ-A Serial Configuration Device Datasheet

**Parameters**

Table 2. Parameter Settings

<table>
<thead>
<tr>
<th>Parameter</th>
<th>Legal Values</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>Configuration device type</td>
<td>EPCQ16, EPCQ32, EPCQ64, EPCQ128, EPCQ256, EPCQ512, EPCQ-L256, EPCQ-L512, EPCQ-L1024, EPCQ4A,</td>
<td>Specifies the EPCQ, EPCQ-L, or EPCQ-A device type you want to use.</td>
</tr>
</tbody>
</table>

---

(1) You can set the clock frequency to lower or equal to 50 MHz.

(2) Hold the signal for at least one clock cycle to reset the IP.

(3) Available when you enable the **Disable dedicated Active Serial interface** parameter.
Parameter | Legal Values | Descriptions
--- | --- | ---
Choose I/O mode | NORMAL, STANDARD, DUAL, QUAD | Selects extended data width when you enable the Fast Read operation.
Disable dedicated Active Serial interface | — | Routes the ASMIBLOCK signals to the top level of your design.
Enable SPI pins interface | — | Translates the ASMIBLOCK signals to the SPI pin interface.
Enable flash simulation model | — | Uses the flash inside the device for simulation model.
Number of Chip Select used | 1, 2, 3 | Selects the number of chip select connected to the flash.

Related Information
- Quad-Serial Configuration (EPCQ) Devices Datasheet
- EPCQ-L Serial Configuration Devices Datasheet
- EPCQ-A Serial Configuration Device Datasheet
- AN 720: Simulating the ASMI Block in Your Design

Register Map

Table 3. Register Map

<table>
<thead>
<tr>
<th>Offset</th>
<th>Register Name</th>
<th>R/W</th>
<th>Field Name</th>
<th>Bit</th>
<th>Width</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>0</td>
<td>WR_ENABLE</td>
<td>W</td>
<td>WR_ENABLE</td>
<td>0</td>
<td>1</td>
<td>Write 1 to perform write enable.</td>
</tr>
<tr>
<td>1</td>
<td>WR_DISABLE</td>
<td>W</td>
<td>WR_DISABLE</td>
<td>0</td>
<td>1</td>
<td>Write 1 to perform write disable.</td>
</tr>
<tr>
<td>2</td>
<td>WR_STATUS</td>
<td>W</td>
<td>WR_STATUS</td>
<td>7:0</td>
<td>8</td>
<td>Contains the information to write to the status register.</td>
</tr>
<tr>
<td>3</td>
<td>RD_STATUS</td>
<td>R</td>
<td>RD_STATUS</td>
<td>7:0</td>
<td>8</td>
<td>Contains the information from read status register operation.</td>
</tr>
<tr>
<td>4</td>
<td>SECTOR_ERASE</td>
<td>W</td>
<td>Sector Value</td>
<td>23:0 or 31:0</td>
<td>24 or 32</td>
<td>Contain the sector address to be erased depending on device density.</td>
</tr>
</tbody>
</table>

(4) Only supported in Intel Arria 10 devices, Intel Cyclone 10 GX devices, and other devices with Enable SPI pins interface enabled.
<table>
<thead>
<tr>
<th>Offset</th>
<th>Register Name</th>
<th>R/W</th>
<th>Field Name</th>
<th>Bit</th>
<th>Width</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>5</td>
<td>SUBSECTOR_ERASE</td>
<td>W</td>
<td>Subsector Value</td>
<td>23:0</td>
<td>24 or 32</td>
<td>Contains the subsector address to be erased depending on device density.&lt;sup&gt;(6)&lt;/sup&gt;</td>
</tr>
<tr>
<td>6 - 7</td>
<td>Reserved</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>8</td>
<td>CONTROL</td>
<td>W/R</td>
<td>CHIP SELECT</td>
<td>7:4</td>
<td>4</td>
<td>Selects flash device. The default value is 0, which targets first flash device. To select second device, set the value to 1, to select the third device, set the value to 2.</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Reserved</td>
</tr>
<tr>
<td></td>
<td></td>
<td>W/R</td>
<td>DISABLE</td>
<td>0</td>
<td>1</td>
<td>Set this to 1 to disable the SPI signals of the IP by putting all output signal to high-Z state. This can be used to share bus with other devices.</td>
</tr>
<tr>
<td>9 - 12</td>
<td>Reserved</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>13</td>
<td>WR_NON_VOLATILE_CONF_REG</td>
<td>W</td>
<td>NVCR value</td>
<td>15:0</td>
<td>16</td>
<td>Writes value to non-volatile configuration register.</td>
</tr>
<tr>
<td>14</td>
<td>RD_NON_VOLATILE_CONF_REG</td>
<td>R</td>
<td>NVCR value</td>
<td>15:0</td>
<td>16</td>
<td>Reads value from non-volatile configuration register</td>
</tr>
<tr>
<td>15</td>
<td>RD_FLAG_STATUS_REG</td>
<td>R</td>
<td>RD_FLAG_STATUS_REG</td>
<td>8</td>
<td>8</td>
<td>Reads flag status register</td>
</tr>
<tr>
<td>16</td>
<td>CLR_FLAG_STATUS_REG</td>
<td>W</td>
<td>CLR_FLAG_STATUS_REG</td>
<td>8</td>
<td>8</td>
<td>Clears flag status register</td>
</tr>
<tr>
<td>17</td>
<td>BULK_ERASE</td>
<td>W</td>
<td>BULK_ERASE</td>
<td>0</td>
<td>1</td>
<td>Write 1 to erase entire chip (for single-die device).&lt;sup&gt;(7)&lt;/sup&gt;</td>
</tr>
<tr>
<td>18</td>
<td>DIE_ERASE</td>
<td>W</td>
<td>DIE_ERASE</td>
<td>0</td>
<td>1</td>
<td>Write 1 to erase entire die (for stack-die device).&lt;sup&gt;(7)&lt;/sup&gt;</td>
</tr>
<tr>
<td>19</td>
<td>4BYTES_ADDR_EN</td>
<td>W</td>
<td>4BYTES_ADDR_EN</td>
<td>0</td>
<td>1</td>
<td>Write 1 to enter 4 bytes address mode</td>
</tr>
<tr>
<td>20</td>
<td>4BYTES_ADDR_EX</td>
<td>W</td>
<td>4BYTES_ADDR_EX</td>
<td>0</td>
<td>1</td>
<td>Write 1 to exit 4 bytes address mode</td>
</tr>
</tbody>
</table>

<sup>(5)</sup> You only need to specify any address within the sector and the IP core will erase that particular sector.

<sup>(6)</sup> You only need to specify any address within the subsector and the IP core will erase that particular subsector.

<sup>(7)</sup> You only need to specify any address within the die and the IP core will erase that particular die.
<table>
<thead>
<tr>
<th>Offset</th>
<th>Register Name</th>
<th>R/W</th>
<th>Field Name</th>
<th>Bit</th>
<th>Width</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>21</td>
<td>SECTOR_PROTECT</td>
<td>W</td>
<td>Sector protect</td>
<td>7:0</td>
<td>8</td>
<td>Value to write to status register to protect a sector. (8)</td>
</tr>
<tr>
<td>22</td>
<td>RD_MEMORY_CAPACITY_ID</td>
<td>R</td>
<td>Memory capacity</td>
<td>7:0</td>
<td>8</td>
<td>Contains the information of memory capacity ID.</td>
</tr>
<tr>
<td>23 - 32</td>
<td>Reserved</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

**Related Information**
- Quad-Serial Configuration (EPCQ) Devices Datasheet
- EPCQ-L Serial Configuration Devices Datasheet
- EPCQ-A Serial Configuration Device Datasheet
- Avalon Interface Specifications

**Operations**

The ASMI Parallel II Intel FPGA IP core interfaces are Avalon-MM compliant. For more details, refer to the Avalon specifications.

**Related Information**
- Avalon Interface Specifications

**Control Status Register Operations**

You can perform a read or write to a specific address offset using the Control Status Register (CSR).

To execute the read or write operation for the control status register, follow these steps:

1. **Assert the avl_csr_write or avl_csr_read signal while the avl_csr_waitrequest signal is low** (if the waitrequest signal is high, the avl_csr_write or avl_csr_read signal must to be kept high until the waitrequest signal goes low).

2. **At the same time, set the address value on the avl_csr_address bus. If it is a write operation, set the value data on the avl_csr_writedata bus together with the address.**

3. **If it is a read transaction, wait until the avl_csr_readdatavalid signal is asserted high to retrieve the read data.**

---

(8) For EPCQ and EPCQ-L devices, the block protect bit are bit [2:4] and [6] and the top/bottom (TB) bit is bit 5 of the status register. For EPCQ-A devices, the block protect bit are bit [2:4] and the TB bit is bit 5 of the status register.
• For operations that require write value to flash, you must perform the write enable operation first.
• You must read the flag status register every time you issue a write or erase command.
• If multiple flash devices are used, you must write to the chip select register to select the correct chip select before performing any operation to the specific flash device.

Figure 2. Read Memory Capacity Register Waveform Example

Figure 3. Write Enable Register Waveform Example

Memory Operations

The ASMI Parallel II Intel FPGA IP core memory interface supports bursting and direct flash memory access. During the direct flash memory access, the IP core performs the following steps to allow you to perform any direct read or write operation:
• Write enable for the write operation
• Check flag status register to make sure the operation has been completed at the flash
• Release the waitrequest signal when the operation is completed

Memory operations are similar to the Avalon-MM operations. You must set the correct value at the address bus, write data if it is a write transaction, drive the burst count value to 1 for single transaction or your desired burst count value, and trigger the write or read signal.

Figure 4. 8-Word Write Burst Waveform Example

Figure 5. 8-Word Reading Burst Waveform Example
ASMI Parallel II Intel FPGA IP Core Use Case Examples

The use case examples use the ASMI Parallel II IP core and JTAG-to-Avalon Master to perform flash access operations, such as read silicon ID, read memory, write memory, sector erase, sector protect, clear flag status register, and write nvcr.

To run the examples, you must configure the FPGA. Follow these steps:

1. Configure the FPGA based on Platform Designer system as shown in the following figure.

2. Save the following TCL script in the same directory as your project. Name the script as epcq128_access.tcl for example.

```tcl
#invoked by Tcl code that wishes to use a particular version of a
#particular package
package require Tcl 8.5
#set base address according to Platform Designer system
set base 0x01000000
#set the variables to their respective offset
set wr_enable [expr {\$base + 0x0}]
set wr_disable [expr {\$base + 0x4}]
set wr_status [expr {\$base + 0x8}]
set rd_status [expr {\$base + 0xc}]
set sector_erase [expr {\$base + 0x10}]
set subsector_erase [expr {\$base + 0x14}]
set control [expr {\$base + 0x20}]
set wr_non_volatile_conf_reg [expr {\$base + 0x34}]
set rd_non_volatile_conf_reg [expr {\$base + 0x38}]
set rd_flag_status_reg [expr {\$base + 0x3c}]
set clr_flag_status_reg [expr {\$base + 0x40}]
set bulk_erase [expr {\$base + 0x44}]
set die_erase [expr {\$base + 0x48}]
```
set 4bytes_addr_en [expr {$base + 0x4c}]
set 4bytes_addr_ex [expr {$base + 0x50}]
set sector_protect [expr {$base + 0x54}]
set rd_memory_capacity_id [expr {$base + 0x58}]

#assign variable mp to the string that is the 0th element in the list
#returned by get_service_paths master
set mp [lindex [get_service_paths master] 0]

#procedure to open the connection to the master module
proc start_service_master { } {
    global mp
    open_service master $mp
}

#procedure to close the connection to the master module
proc stop_service_master {} {
    global mp
    close_service master $mp
}

#read silicon id from RD_MEMORY_CAPACITY_ID register
proc read_silicon_id {} {
    global mp rd_memory_capacity_id
    set id [master_read_32 $mp $rd_memory_capacity_id 1]
    puts $id
}

#read status register from RD_STATUS register
proc read_status_register {} {
    global mp rd_status
    set status [master_read_32 $mp $rd_status 1]
    puts $status
}

#write 1 to WR_ENABLE register to perform write enable
proc write_enable {} {
    global mp wr_enable
    master_write_32 $mp $wr_enable 1
}

#applicable for EPCQ256 or EPCQ512/A only
proc enable_4byte_addressing {} {
    global mp 4bytes_addr_en
    master_write_32 $4bytes_addr_en 1
}

#applicable for EPCQ256 or EPCQ512/A only
proc exit_4byte_addressing {} {
    global mp 4bytes_addr_ex
    master_write_32 $4bytes_addr_ex 1
}

#memory read
proc read_memory {addr bytes_size} {
    global mp
    master_read_32 $mp $addr $bytes_size
}

#wait until WIP bit in status register is ready after issue write_memory
proc write_memory {addr data} {
    global mp
    master_write_32 $mp $addr $data
}

#wait until WIP in status register is ready after issue erase_sector
proc erase_sector {sector_addr} {
    global mp sector_erase
    master_write_32 $sector_erase $sector_addr
}
proc erase_bulk {} {
    global mp bulk_erase
    master_write_32 $mp $bulk_erase 1
}
#
omodify Block Protect Bit and Top/Bottom Bit in Status Register to perform
#block protect
#wait until WIP bit in status register is ready after issue sector_protect
proc sector_protect {block_protect} {
    global mp sector_protect
    write_enable
    master_write_32 $mp $sector_protect $block_protect
}
proc read_nvcr {} {
    global mp rd_non_volatile_conf_reg
    master_read_32 $mp $rd_non_volatile_conf_reg 1
}

#not applicable for EPCQA
proc read_flag_status_reg {} {
    global mp rd_flag_status_reg
    master_read_32 $mp $rd_flag_status_reg 1
}

#not applicable for EPCQA
proc clear_flag_status_reg {value} {
    global mp clr_flag_status_reg
    write_enable
    master_write_32 $mp $clr_flag_status_reg $value
}

#write NVCR[15:0]
#wait until WIP bit in status register is ready after issue write_nvcr
proc write_nvcr {value} {
    global mp wr_non_volatile_conf_reg
    write_enable
    master_write_32 $mp $wr_non_volatile_conf_reg $value
}
#calling the start_service_master procedure
start_service_master

3. Launch system console. In the console, source the script by using "source 
   epcq128_access.tcl".

**Example 1: Read the Silicon ID of the Configuration Devices**

```tcl
#system console prints silicon id
read_silicon_id
```

**Example 2: Read and Write One Word of Data at Address H'40000000**

```tcl
#ensure system console prints 0xffffffff to indicate the address is empty of
#data
read_memory 0x40000000 1
#write 0xabcd1234 into address H'40000000
write_memory 0x40000000 0xabcd1234
#read back data to ensure it is successful written into the address
read_memory 0x40000000 1
```
Example 3: Erase Sector 64

- Issue any addresses within sector 64 to erase the sector
  `erase_sector 0x40000000`
- Read back data at address H'40000000 to ensure it is successful erased
  `read_memory 0x40000000 1`

Example 4: Perform Sector Protect at Sectors (0 to 127)

- If the sector is not protected with TB bit set to 0, system console prints
  `read_status_register`
- Execute sectors (0 to 127) protection. Refer to datasheet for block protection bit.
  `sector_protect 0x00000060`
- Read back status register to check whether sectors(0 to 127) are protected,
  `read_status_register`
- System console prints 0x00000060

Example 5: Read and Clear Flag Status Register

- If there is no errors, system console prints 0x00000080
  `read_flag_status_reg`
- Attempt to write data on protected sector
  `write_memory 0x40000000 0xabcd1234`
- Bit 0 and Bit 4 of flag status register will set to 1 indicates program operation has failed and program operation has attempted to modify the protected array respectively
  `read_flag_status_reg`
- Set bit 0 and bit 4 to 0 to clear the error bit
  `clear_flag_status_reg 0x00000080`
- Read back flag status register to confirm the error bits are cleared
  `read_flag_status_reg`

Example 6: Read and Write nvcr

- Bit 15:12 indicates number of dummy clock cycles
  `read_nvcr`
- Change dummy cycles to 8
  `write_nvcr 0x8fff`
- Read back non-volatile configuration register to confirm the dummy cycles is changed
  `read_nvcr`

ASMI Parallel II Intel FPGA IP Core User Guide Archives

If an IP core version is not listed, the user guide for the previous IP core version applies.

<table>
<thead>
<tr>
<th>IP Core Version</th>
<th>User Guide</th>
</tr>
</thead>
<tbody>
<tr>
<td>17.0</td>
<td>Altera ASMI Parallel II IP Core User Guide</td>
</tr>
</tbody>
</table>
Document Revision History for the ASMI Parallel II Intel FPGA IP Core User Guide

<table>
<thead>
<tr>
<th>Document Version</th>
<th>Intel Quartus Prime Version</th>
<th>Changes</th>
</tr>
</thead>
</table>
| 2018.09.24       | 18.0                        | • Added information on the applications and support for the ASMI Parallel II Intel FPGA IP core.  
• Added a note to refer to the *Generic Serial Flash Interface Intel FPGA IP Core User Guide*.  
• Added the ASMI Parallel II Intel FPGA IP Core Use Case Examples section. |
| 2018.05.07       | 18.0                        | • Renamed Altera ASMI Parallel II IP core to ASMI Parallel II Intel FPGA IP core per Intel rebranding.  
• Added support for EPCQ-A devices.  
• Added a note to the clk signal in the *Ports Description* table.  
• Updated the description for the qspi_scein signal in the *Ports Description* table.  
• Added a note to the SECTOR_PROTECT register in the *Register Map* table.  
• Updated the bit and width for SECTOR_ERASE and SUBSECTOR_ERASE registers in the *Register Map* table.  
• Updated the bit and width for SECTOR_PROTECT register in the *Register Map* table.  
• Updated the description for the CHIP SELECT option of the CONTROL register in the *Register Map* table.  
• Updated the footnotes for the SECTOR_ERASE, SUBSECTOR_ERASE, BULK_ERASE, and DIE_ERASE registers in the *Register Map* table.  
• Updated the description for the vl_mem_addr signal in the *Ports Description* table.  
• Minor editorial edits. |

<table>
<thead>
<tr>
<th>Date</th>
<th>Version</th>
<th>Changes</th>
</tr>
</thead>
<tbody>
<tr>
<td>May 2017</td>
<td>2017.05.08</td>
<td>Initial release.</td>
</tr>
</tbody>
</table>