Enpirion® Power Evaluation Board User Guide
EN5311 PowerSoC

Enpirion EN5311QI DCDC Converter Module Evaluation Board

Introduction

Thank you for choosing Altera Enpirion power products!

You are evaluating a new class of DCDC converter product, a complete power system on silicon:

- The EN5311QI is a complete module including magnetics and requiring only ceramic input and output capacitors.
- The evaluation board is designed to offer a wide range of engineering evaluation capabilities. This includes the base configuration of a 0805 4.7uF input capacitor and a 0805 10uF output capacitor.
- Pads are available to add up to one additional input capacitor and up to two additional output capacitors to allow for evaluation of performance over a wide range of input/output capacitor combinations.
- Pads are available to populate an external divider if desired.
- Easy jumpers are provided for the following signals:
  - Enable
  - VS0-VS2 output voltage select
- Numerous test points are provided as well as clip leads for input and output connections
- The board comes with input decoupling and reverse polarity protection to protect the device from common setup mishaps.

Quick Start Guide

Figure 1 shows a top view of the evaluation board.

STEP 1: Set the “ENA” jumper to the Disable Position.

CAUTION: the signal pins, ENA, VS0, VS1, and VS2 must be connected to a “high” or a “low”. If left floating the state is indeterminate.

STEP 2: Set the output voltage select pins for the desired output voltage setting. Refer to the section on output voltage select to determine the setting.
**CAUTION:** the external divider is not populated. Choosing this option will force the device to 100% duty cycle.

STEP 3: Connect Power Supply to the input power connectors, VIN (+) and GND (-) as indicated in Figure 1.

**CAUTION:** be mindful of the polarity. Even though the evaluation board comes with reverse polarity protection diodes, it is rarely a good idea to reverse the input polarity.

STEP 4: Connect the load to the output connectors VOUT (+) and GND (-), as indicated in Figure 1.
STEP 5: Power up the board and move the ENA jumper to the enabled position. The EN5311QI is now powered up.

Figure 1. Evaluation Board Layout.
Output Voltage Select

<table>
<thead>
<tr>
<th>VS2</th>
<th>VS1</th>
<th>VS0</th>
<th>( V_{OUT} )</th>
</tr>
</thead>
<tbody>
<tr>
<td>0</td>
<td>0</td>
<td>0</td>
<td>3.3V</td>
</tr>
<tr>
<td>0</td>
<td>0</td>
<td>1</td>
<td>2.5V</td>
</tr>
<tr>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1.8V</td>
</tr>
<tr>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1.5V</td>
</tr>
<tr>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1.25V</td>
</tr>
<tr>
<td>1</td>
<td>0</td>
<td>1</td>
<td>1.2V</td>
</tr>
<tr>
<td>1</td>
<td>1</td>
<td>0</td>
<td>0.8V</td>
</tr>
<tr>
<td>1</td>
<td>1</td>
<td>1</td>
<td>User Selectable</td>
</tr>
</tbody>
</table>

Table 1. Output Voltage Select Truth Table

The EN5311QI utilizes a 3 pin output voltage select scheme. The output voltage is programmed by setting the VSx jumpers to either a logic “1” or a logic “0” as described in the Quick Start section.

Table 1 shows the truth table for \( V_{OUT} \) selection. There are seven preset output voltage levels which can be chosen via the VSx jumpers.

**CAUTION:** The standard evaluation board configuration does not populate the external divider. Selecting the external divider option without populating the external divider will result in unpredictable behavior but can result in the device going into 100% duty cycle and delivering the input rail voltage to the output.

**CAUTION:** All signal pins must be connected to either a logic “1”, jumper to the left, or to a logic “0”, jumper to the right. Leaving the jumper open will result in an indeterminate state.

Test Recommendations

To guarantee measurement accuracy, the following precautions should be observed:

1. Make all input and output voltage measurements at the board using the test points provided. This will eliminate voltage drop across the line and load cables that can produce false readings.
2. Measure input and output current with series ammeters or accurate shunt resistors. This is especially important when measuring efficiency.
3. Use a balanced impedance probe tip to measure switching signals to avoid noise coupling into the probe ground lead.

Using The External Voltage Divider

The EN5311Q-E evaluation board is designed to provide a great deal of flexibility in evaluating the performance of the Altera Enpirion DCDC module.

Pre-tinned pads are provided to place 0402 sized 1% resistors on the board to implement an external resistor divider to choose an output voltage other than one of the seven pre-set voltages available on the VID.

![External divider schematic](image)

Figure 2. External divider schematic.

Figure 3 demonstrates the placement of the R1 and R2 resistors.

The output voltage is selected by the following formula:

\[
V_{OUT} = 0.6V \left(1 + \frac{R_1}{R_2}\right)
\]

R₁ must be chosen as 200KΩ to maintain loop gain. Then R₂ is given as:

\[
R_2 = \frac{1.2 \times 10^3}{V_{OUT} - 0.6} \Omega
\]

The external voltage divider option is chosen by setting the jumpers VS0, VS1, and VS2 to a logic “high”.

www.altera.com/enpirion
Dynamically Adjustable Output

The EN5311QI is designed to allow for dynamic switching between the predefined voltage levels by toggling the VID pins. The inter-voltage slew rate is optimized to prevent excess undershoot or overshoot as the output voltage levels transition. The slew rate is 1mV/μS.

This feature can be tested by connecting the VSx jumper center pins to logic driver to toggle between the various \( V_{OUT} \) states.

Input and Output Capacitors

The **input** capacitance requirement is 4.7 uF. Altera recommends that a low ESR MLCC capacitor be used. The EN5311Q-E is populated with a 4.7uF 0805 capacitor. There are pre-tinned pads that allows for additional 0805 capacitors to experiment with input filter performance.

The **output** capacitance requirement is a minimum of 10uF. The control loop is designed to be stable with up to 60uF of total output capacitance. The evaluation board comes populated with a single 10uF 0805 capacitor.
The board has pre-tinned pads for up to 2 additional output capacitors with either 0805 or 1206 footprint.

Capacitance above the 10uF minimum can be added if the transient performance is not sufficient using the 10uF. Altera recommends a low ESR MLCC type capacitor be used.

**NOTE:** Capacitors must be X5R or X7R dielectric formulations.

---

**Figure 4. Schematic of the Evaluation Board**

[Diagram of the Evaluation Board]
### Bill of Materials

<table>
<thead>
<tr>
<th>Designator</th>
<th>Qty</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>C1</td>
<td>1</td>
<td>CAP, 4.7UF 10V X7R 10% 0805 CERAMIC</td>
</tr>
<tr>
<td>C3, C7</td>
<td>1</td>
<td>CAP, 10UF, 0805, 10%, X5R</td>
</tr>
<tr>
<td>C10</td>
<td>1</td>
<td>CAP, SMT ELECTROLYTIC, 150UF, 20%, 10V</td>
</tr>
<tr>
<td>TP1-TP3, TP6, TP20, TP21</td>
<td>6</td>
<td>TEST POINT SURFACE MOUNT</td>
</tr>
<tr>
<td>J1</td>
<td>1</td>
<td>CONNECTOR, CUSTOM, VERTICAL HEADER, SMT</td>
</tr>
<tr>
<td>D1</td>
<td>1</td>
<td>S2A DIODE</td>
</tr>
<tr>
<td>FB1</td>
<td>1</td>
<td>MULTILAYER SMD FERRITE BEAD 4000MA 0805 L=TYPICAL (NOT GUARANTEED)</td>
</tr>
<tr>
<td>U1</td>
<td>1</td>
<td>EN5311QI QFN 1A</td>
</tr>
<tr>
<td>U2</td>
<td>1</td>
<td>TRANSIENT VOLTAGE SUPPRESSOR, 6.5V, BIDIRECTIONAL, SMT</td>
</tr>
</tbody>
</table>

### Contact Information

Altera Corporation  
101 Innovation Drive  
San Jose, CA 95134  
Phone: 408-544-7000  
www.altera.com