



# Intel® FPGA HDMI IP Core User Guide

Updated for Intel® Quartus® Prime Design Suite: **17.1**



**Subscribe**

**Send Feedback**

**UG-HDMI | 2017.11.06**

Latest document on the web: [PDF](#) | [HTML](#)



# Contents

---

- 1 Intel® FPGA HDMI Quick Reference..... 4**
- 2 HDMI Overview..... 5**
  - 2.1 Device Family Support.....9
  - 2.2 Resource Utilization.....10
- 3 Intel FPGA HDMI Getting Started..... 12**
  - 3.1 Installing and Licensing Intel FPGA IP Cores..... 12
    - 3.1.1 Intel FPGA IP Evaluation Mode..... 13
  - 3.2 Specifying IP Core Parameters and Options..... 15
- 4 HDMI Source..... 16**
  - 4.1 Source Functional Description..... 16
    - 4.1.1 Source Scrambler, TMDS/TERC4 Encoder.....17
    - 4.1.2 Source Video Resampler..... 17
    - 4.1.3 Source Window of Opportunity Generator.....19
    - 4.1.4 Source Auxiliary Packet Encoder.....20
    - 4.1.5 Source Auxiliary Packet Generators..... 22
    - 4.1.6 Source Auxiliary Data Path Multiplexers..... 22
    - 4.1.7 Source Auxiliary Control Port..... 22
    - 4.1.8 Source Audio Encoder.....24
  - 4.2 Source Interfaces..... 30
  - 4.3 Source Clock Tree..... 35
- 5 HDMI Sink..... 38**
  - 5.1 Sink Functional Description..... 38
    - 5.1.1 Sink Word Alignment and Channel Deskew..... 38
    - 5.1.2 Sink Descrambler, TMDS/TERC4 Decoder..... 40
    - 5.1.3 Sink Video Resampler..... 41
    - 5.1.4 Sink Auxiliary Decoder.....41
    - 5.1.5 Sink Auxiliary Packet Capture..... 43
    - 5.1.6 Sink Auxiliary Data Port..... 43
    - 5.1.7 Sink Audio Decoder..... 45
    - 5.1.8 Status and Control Data Channel (SCDC) Interface..... 45
  - 5.2 Sink Interfaces..... 46
  - 5.3 Sink Clock Tree..... 50
- 6 HDMI Parameters..... 53**
  - 6.1 HDMI Source Parameters..... 53
  - 6.2 HDMI Sink Parameters..... 53
- 7 HDMI Hardware Demonstration for Arria V and Stratix V Devices..... 55**
  - 7.1 Hardware Demonstration Components..... 55
    - 7.1.1 Transceiver Native PHY (RX)..... 58
    - 7.1.2 Altera PLL IP Cores..... 61
    - 7.1.3 Altera PLL Reconfig IP Core..... 63
    - 7.1.4 Multirate Reconfig Controller (RX)..... 63
    - 7.1.5 Oversampler (RX)..... 64
    - 7.1.6 DCFIFO..... 65



|   |           |
|---|-----------|
| 7.1.7 Sink Display Data Channel (DDC) & Status and Control Data Channel (SCDC)... | 65        |
| 7.1.8 Transceiver Reconfiguration Controller.....                                 | 65        |
| 7.1.9 VIP Bypass and Audio, Auxiliary and InfoFrame Buffers.....                  | 66        |
| 7.1.10 Transceiver Native PHY (TX).....   | 66        |
| 7.1.11 Transceiver PHY Reset Controller.....                                      | 68        |
| 7.1.12 Oversampler (TX).....  | 68        |
| 7.1.13 Clock Enable Generator.....  | 68        |
| 7.1.14 Platform Designer System.....  | 68        |
| 7.2 HDMI Hardware Demonstration Requirements.....                                 | 71        |
| 7.3 Demonstration Walkthrough.....  | 72        |
| 7.3.1 Set Up the Hardware.....  | 72        |
| 7.3.2 Copy the Design Files.....  | 72        |
| 7.3.3 Build and Compile the Design.....   | 73        |
| 7.3.4 View the Results.....   | 73        |
| <b>8 HDMI Simulation Example.....</b>   | <b>76</b> |
| 8.1 Simulation Walkthrough.....   | 77        |
| <b>A Intel FPGA HDMI IP Core User Guide Archives.....</b>                         | <b>80</b> |
| <b>B Document Revision History for Intel FPGA HDMI User Guide.....</b>            | <b>81</b> |



## 1 Intel® FPGA HDMI Quick Reference

The Intel® FPGA High-Definition Multimedia Interface (HDMI) IP core provides support for next-generation video display interface technology. The Intel FPGA HDMI IP core is part of the Intel FPGA IP Library, which is distributed with the Intel Quartus® Prime software and downloadable from [www.altera.com](http://www.altera.com).

| Information         |                     | Description  |
|---------------------|---------------------|--|
| Release Information | Version             | 17.1   |
|                     | Release             | November 2017  |
|                     | Ordering Code       | IP-HDMI  |
| IP Core Information | Core Features       | <ul style="list-style-type: none"> <li>Conforms to the <i>High-Definition Multimedia Interface (HDMI) Specification versions 1.4 and 2.0a</i></li> <li>Supports transmitter and receiver on a single device transceiver quad</li> <li>Supports pixel frequency up to 600 MHz</li> <li>Supports RGB and YCbCr 444, 422, and 420 color modes</li> <li>Accepts standard H-SYNC, V-SYNC, data enable, RGB video format, and YCbCr video format</li> <li>Supports 2-channel and 8-channel audios</li> <li>Supports 1, 2, or 4 symbols per clock</li> <li>Supports 8, 10, 12, or 16 bits per component (bpc)</li> <li>Supports single link Digital Visual Interface (DVI)</li> <li>Supports High Dynamic Range (HDR) InfoFrame insertion and filter through the provided design examples</li> <li>Supports up to 32 audio channels</li> <li>Supports up to 1,536 kHz audio sample frequency</li> </ul> |
|                     | Typical Application | <ul style="list-style-type: none"> <li>Interfaces within a PC and monitor</li> <li>External display connections, including interfaces between a PC and monitor or projector, between a PC and TV, or between a device such as a DVD player and TV display</li> </ul>   |
|                     | Device Family       | Supports Intel Arria® 10, Intel Cyclone® 10 GX (advance), Arria V, and Stratix® V FPGA devices   |
|                     | Design Tools        | <ul style="list-style-type: none"> <li>Intel Quartus Prime software for IP design instantiation and compilation</li> <li>Timing Analyzer in the Intel Quartus Prime software for timing analysis</li> <li>ModelSim* - Intel FPGA Edition or ModelSim - Intel FPGA Starter Edition software for design simulation</li> </ul>  |

### Related Links

- [Intel FPGA HDMI Design Example User Guide for Intel Arria 10 Devices](#)  
For more information about the Intel Arria 10 design examples.
- [Intel FPGA HDMI IP Core User Guide Archives](#) on page 80  
Provides a list of user guides for previous versions of the Intel FPGA HDMI IP core.

Intel Corporation. All rights reserved. Intel, the Intel logo, Altera, Arria, Cyclone, Enpirion, MAX, Nios, Quartus and Stratix words and logos are trademarks of Intel Corporation or its subsidiaries in the U.S. and/or other countries. Intel warrants performance of its FPGA and semiconductor products to current specifications in accordance with Intel's standard warranty, but reserves the right to make changes to any products and services at any time without notice. Intel assumes no responsibility or liability arising out of the application or use of any information, product, or service described herein except as expressly agreed to in writing by Intel. Intel customers are advised to obtain the latest version of device specifications before relying on any published information and before placing orders for products or services.

\*Other names and brands may be claimed as the property of others.

ISO  
9001:2008  
Registered



## 2 HDMI Overview

---

The Intel FPGA HDMI IP core provides support for next generation video display interface technology.

The HDMI standard specifies a digital communications interface for use in both internal and external connections:

- Internal connections—interface within a PC and monitor
- External display connections—interface between a PC and monitor or projector, between a PC and TV, or between a device such a DVD player and TV display.

The HDMI system architecture consists of sinks and sources. A device may have one or more HDMI inputs and outputs.

The HDMI cable and connectors carry four differential pairs that make up the Transition Minimized Differential Signaling (TMDS) data and clock channels. You can use these channels to carry video, audio, and auxiliary data.


The HDMI also carries a Video Electronics Standards Association (VESA) Display Data Channel (DDC) and Status and Control Data Channel (SCDC). The DDC configures and exchanges status between a single source and a single sink. The source uses the DDC to read the sink's Enhanced Extended Display Identification Data (E-EDID) to discover the sink's configuration and capabilities.

The optional Consumer Electronics Control (CEC) protocol provides high-level control functions between various audio visual products in your environment.

The optional HDMI Ethernet and Audio Return Channel (HEAC) provides Ethernet compatible data networking between connected devices and an audio return channel in the opposite direction of TMDS. The HEAC also uses Hot-Plug Detect (HPD) line for signal transmission.

**Figure 1. Intel FPGA HDMI Core Block Diagram**

The figure below illustrates the blocks in the Intel FPGA HDMI IP core.




Based on TMDS encoding, the HDMI protocol allows the transmission of both audio and video data between source and sink devices.

An HDMI interface consists of three color channels accompanied by a single clock channel. You can use each color line to transfer both individual RGB colors and auxiliary data.

The receiver uses the TMDS clock as a frequency reference for data recovery on the three TMDS data channels. This clock typically runs at the video pixel rate.

TMDS encoding is based on an 8-bit to 10-bit algorithm. This protocol attempts to minimize data channel transmission and yet maintain sufficient bandwidth so that a sink device can lock reliably to the data stream.

Figure 2. Intel FPGA HDMI Video Stream Data



The figure above illustrates two data streams:

- Data stream in green—transports color data
- Data stream in dark blue—transports auxiliary data

Table 1. Video Data and Auxiliary Data


The table below describes the function of the video data and auxiliary data.

| Data           | Description   |
|----------------|---|
| Video data     | <ul style="list-style-type: none"> <li>• Packed representation of the video pixels clocked at the source pixel clock.</li> <li>• Encoded using the TMDS 8-bit to 10-bit algorithm.</li> </ul>   |
| Auxiliary data | <ul style="list-style-type: none"> <li>• Transfers audio data together with a range of auxiliary data packets.</li> <li>• Sink devices use auxiliary data packets to correctly reconstruct video and audio data.</li> <li>• Encoded using the TMDS Error Reduction Coding–4 bits (TERC4) encoding algorithm.</li> </ul> |

Each data stream section is preceded with guard bands and pre-ambles. The guard bands and pre-ambles allow for accurate synchronization with received data streams.

The following figures show the arrangement of the video data, video data enable, video H-SYNC, and video V-SYNC in 1, 2, and 4 symbols per clock.

**Figure 3. Video Data, Video Data Valid, H-SYNC, and V-SYNC—1 Symbol per Clock**



**Figure 4. Video Data, Video Data Valid, H-SYNC, and V-SYNC—2 Symbols per Clock**









Figure 5. Video Data, Video Data Valid, H-SYNC, and V-SYNC—4 Symbols per Clock



## 2.1 Device Family Support

Table 2. Intel Device Family Support

| Device Family       | Support Level |
|---------------------|---------------|
| Intel Arria 10      | Final         |
| Intel Cyclone 10 GX | Advance       |
| Arria V             | Final         |
| Stratix V           | Final         |



The following terms define device support levels for Intel FPGA IP cores:

- Advance support—the IP core is available for simulation and compilation for this device family. Timing models include initial engineering estimates of delays based on early post-layout information. The timing models are subject to change as silicon testing improves the correlation between the actual silicon and the timing models. You can use this IP core for system architecture and resource utilization studies, simulation, pinout, system latency assessments, basic timing assessments (pipeline budgeting), and I/O transfer strategy (data-path width, burst depth, I/O standards tradeoffs).
- Preliminary support—the IP core is verified with preliminary timing models for this device family. The IP core meets all functional requirements, but might still be undergoing timing analysis for the device family. It can be used in production designs with caution.
- Final support—the IP core is verified with final timing models for this device family. The IP core meets all functional and timing requirements for the device family and can be used in production designs.

## 2.2 Resource Utilization

The resource utilization data indicates typical expected performance for the Intel FPGA HDMI IP core.

**Table 3. HDMI Data Rate**

The table lists the maximum data rates for Intel FPGA HDMI IP core configurations of 1, 2, and 4 symbols per clock.

| Devices             | Maximum Data Rate (Mbps)           |                                   |                                 |
|---------------------|------------------------------------|-----------------------------------|---------------------------------|
|                     | 1 Symbol per Clock                 | 2 Symbols per Clock               | 4 Symbols per Clock             |
| Intel Arria 10      | Not Supported                      | 5,940<br>(Example: 4Kp60 8 bpc)   | Not Supported                   |
| Intel Cyclone 10 GX | Not Supported                      | 5,940<br>(Example: 4Kp60 8 bpc)   | Not Supported                   |
| Arria V GX          | 1,875<br>(Example: 1080p60 10 bpc) | 3,276.8<br>(Example: 4Kp30 8 bpc) | 5,940<br>(Example: 4Kp60 8 bpc) |
| Stratix V           | 2,970<br>(Example: 4Kp30 8 bpc)    | 5,940<br>(Example: 4Kp60 8 bpc)   | Not Supported                   |

**Table 4. Color Depth Supported for Each Video Format**

| Video Format               | Color Depth    |                |     |                |
|----------------------------|----------------|----------------|-----|----------------|
|                            | 8              | 10             | 12  | 16             |
| RGB                        | Yes            | Yes            | Yes | Yes            |
| YCbCr 4:4:4                | Yes            | Yes            | Yes | Yes            |
| YCbCr 4:2:2 <sup>(1)</sup> | Not applicable | Not applicable | Yes | Not applicable |
| YCbCr 4:2:0                | Yes            | Yes            | Yes | Yes            |

<sup>(1)</sup> According to *HDMI 1.4b Specification Section 6.5.1*, 8 and 10 bpc use the same pixel encoding as 12 bpc, but the valid bits are left-justified with zeroes padding the bits below the least significant bit.



**Table 5. Intel FPGA HDMI Resource Utilization**

The table lists the performance data for the different Intel FPGA devices.

| Device              | Symbols per Clock | Direction | ALMs  | Logic Registers |           | Memory |              |
|---------------------|-------------------|-----------|-------|-----------------|-----------|--------|--------------|
|                     |                   |           |       | Primary         | Secondary | Bits   | M10K or M20K |
| Intel Arria 10      | 2                 | RX        | 3,359 | 4,276           | 795       | 38,400 | 14           |
|                     | 2                 | TX        | 3,374 | 5,014           | 1,543     | 12,680 | 13           |
| Intel Cyclone 10 GX | 2                 | RX        | 2,933 | 4,595           | 779       | 38,400 | 14           |
|                     | 2                 | TX        | 2,901 | 5,220           | 1,429     | 20,776 | 13           |
| Arria V GX          | 1                 | RX        | 2,630 | 4,039           | 402       | 35,712 | 13           |
|                     | 1                 | TX        | 2,700 | 4,462           | 417       | 11,108 | 11           |
|                     | 2                 | RX        | 3,446 | 4,656           | 531       | 38,400 | 14           |
|                     | 2                 | TX        | 3,759 | 6,091           | 450       | 12,680 | 13           |
|                     | 4                 | RX        | 4,895 | 5,937           | 614       | 43,776 | 20           |
|                     | 4                 | TX        | 6,135 | 9,156           | 445       | 15,824 | 18           |
| Stratix V           | 1                 | RX        | 2,592 | 3,946           | 398       | 35,712 | 13           |
|                     | 1                 | TX        | 2,634 | 4,415           | 461       | 11,108 | 11           |
|                     | 2                 | RX        | 3,337 | 4,619           | 440       | 38,400 | 14           |
|                     | 2                 | TX        | 3,644 | 5,919           | 680       | 12,680 | 13           |

**Table 6. Recommended Speed Grades for Intel Arria 10 and Intel Cyclone 10 GX Devices**

| Device              | Lane Rate (Mbps) | Interface Width (bits) | Speed Grades |
|---------------------|------------------|------------------------|--------------|
| Intel Arria 10      | 6,000            | 20                     | -1, -2       |
| Intel Cyclone 10 GX | 6,000            | 20                     | -1           |



## 3 Intel FPGA HDMI Getting Started

This chapter provides a general overview of the Intel IP core design flow to help you quickly get started with the Intel FPGA HDMI IP core. The Intel FPGA IP Library is installed as part of the Intel Quartus Prime installation process. You can select and parameterize any Intel FPGA IP core from the library. Intel provides an integrated parameter editor that allows you to customize the Intel FPGA HDMI IP core to support a wide variety of applications. The parameter editor guides you through the setting of parameter values and selection of optional ports.

### Related Links


- [Introduction to Intel FPGA IP Cores](#)  
Provides general information about all Intel FPGA IP cores, including parameterizing, generating, upgrading, and simulating IP cores.
- [Creating Version-Independent IP and Platform Designer Simulation Scripts](#)  
Create simulation scripts that do not require manual updates for software or IP version upgrades.
- [Project Management Best Practices](#)  
Guidelines for efficient management and portability of your project and IP files.

### 3.1 Installing and Licensing Intel FPGA IP Cores

The Intel Quartus Prime software installation includes the Intel FPGA IP library. This library provides many useful IP cores for your production use without the need for an additional license. Some Intel FPGA IP cores require purchase of a separate license for production use. The Intel FPGA IP Evaluation Mode allows you to evaluate these licensed Intel FPGA IP cores in simulation and hardware, before deciding to purchase a full production IP core license. You only need to purchase a full production license for licensed Intel IP cores after you complete hardware testing and are ready to use the IP in production.

The Intel Quartus Prime software installs IP cores in the following locations by default:

**Figure 6. IP Core Installation Path**



Intel Corporation. All rights reserved. Intel, the Intel logo, Altera, Arria, Cyclone, Enpirion, MAX, Nios, Quartus and Stratix words and logos are trademarks of Intel Corporation or its subsidiaries in the U.S. and/or other countries. Intel warrants performance of its FPGA and semiconductor products to current specifications in accordance with Intel's standard warranty, but reserves the right to make changes to any products and services at any time without notice. Intel assumes no responsibility or liability arising out of the application or use of any information, product, or service described herein except as expressly agreed to in writing by Intel. Intel customers are advised to obtain the latest version of device specifications before relying on any published information and before placing orders for products or services.

\*Other names and brands may be claimed as the property of others.

ISO  
9001:2008  
Registered



**Table 7. IP Core Installation Locations**

| Location  | Software                             | Platform |
|---|--------------------------------------|----------|
| <drive>:\intelFPGA_pro\quartus\ip\altera          | Intel Quartus Prime Pro Edition      | Windows* |
| <drive>:\intelFPGA\quartus\ip\altera              | Intel Quartus Prime Standard Edition | Windows  |
| <home directory>:/intelFPGA_pro/quartus/ip/altera | Intel Quartus Prime Pro Edition      | Linux*   |
| <home directory>:/intelFPGA/quartus/ip/altera     | Intel Quartus Prime Standard Edition | Linux    |

### 3.1.1 Intel FPGA IP Evaluation Mode

The free Intel FPGA IP Evaluation Mode allows you to evaluate licensed Intel FPGA IP cores in simulation and hardware before purchase. Intel FPGA IP Evaluation Mode supports the following evaluations without additional license:

- Simulate the behavior of a licensed Intel FPGA IP core in your system.
- Verify the functionality, size, and speed of the IP core quickly and easily.
- Generate time-limited device programming files for designs that include IP cores.
- Program a device with your IP core and verify your design in hardware.


Intel FPGA IP Evaluation Mode supports the following operation modes:

- Tethered—Allows running the design containing the licensed Intel FPGA IP indefinitely with a connection between your board and the host computer. Tethered mode requires a serial joint test action group (JTAG) cable connected between the JTAG port on your board and the host computer, which is running the Intel Quartus Prime Programmer for the duration of the hardware evaluation period. The Programmer only requires a minimum installation of the Intel Quartus Prime software, and requires no Intel Quartus Prime license. The host computer controls the evaluation time by sending a periodic signal to the device via the JTAG port. If all licensed IP cores in the design support tethered mode, the evaluation time runs until any IP core evaluation expires. If all of the IP cores support unlimited evaluation time, the device does not time-out.
- Untethered—Allows running the design containing the licensed IP for a limited time. The IP core reverts to untethered mode if the device disconnects from the host computer running the Intel Quartus Prime software. The IP core also reverts to untethered mode if any other licensed IP core in the design does not support tethered mode.

When the evaluation time expires for any licensed Intel FPGA IP in the design, the design stops functioning. All IP cores that use the Intel FPGA IP Evaluation Mode time out simultaneously when any IP core in the design times out. When the evaluation time expires, you must reprogram the FPGA device before continuing hardware verification. To extend use of the IP core for production, purchase a full production license for the IP core.

You must purchase the license and generate a full production license key before you can generate an unrestricted device programming file. During Intel FPGA IP Evaluation Mode, the Compiler only generates a time-limited device programming file (<project name>\_time\_limited.sof) that expires at the time limit.

Figure 7. Intel FPGA IP Evaluation Mode Flow



**Note:** Refer to each IP core's user guide for parameterization steps and implementation details.

Intel licenses IP cores on a per-seat, perpetual basis. The license fee includes first-year maintenance and support. You must renew the maintenance contract to receive updates, bug fixes, and technical support beyond the first year. You must purchase a full production license for Intel FPGA IP cores that require a production license, before generating programming files that you may use for an unlimited time. During Intel FPGA IP Evaluation Mode, the Compiler only generates a time-limited device programming file (*<project name>\_time\_limited.sof*) that expires at the time limit. To obtain your production license keys, visit the [Self-Service Licensing Center](#) or contact your local [Intel FPGA representative](#).

The [Intel FPGA Software License Agreements](#) govern the installation and use of licensed IP cores, the Intel Quartus Prime design software, and all unlicensed IP cores.



### Related Links

- [Intel Quartus Prime Licensing Site](#)
- [Intel FPGA Software Installation and Licensing](#)

## 3.2 Specifying IP Core Parameters and Options

Follow these steps to specify the Intel FPGA HDMI IP core parameters and options.

1. Create a Intel Quartus Prime project using the **New Project Wizard** available from the File menu.
2. On the **Tools** menu, click **IP Catalog**.
3. Under **Installed IP**, double-click **Library > Interface > Protocols > Audio&Video > Intel FPGA HDMI**.  
The parameter editor appears.
4. Specify a top-level name for your custom IP variation. This name identifies the IP core variation files in your project. If prompted, also specify the targeted FPGA device family and output file HDL preference. Click **OK**.
5. Specify parameters and options in the HDMI parameter editor:
  - Optionally select preset parameter values. Presets specify all initial parameter values for specific applications (where provided).
  - Specify parameters defining the IP core functionality, port configurations, and device-specific features.
  - Specify options for generation of a timing netlist, simulation model, testbench, or example design (where applicable).
  - Specify options for processing the IP core files in other EDA tools.
6. Click **Generate** to generate the IP core and supporting files, including simulation models.
7. Click **Close** when file generation completes.
8. Click **Finish**.
9. If you generate the Intel FPGA HDMI IP core instance in a Intel Quartus Prime project, you are prompted to add Intel Quartus Prime IP File (.qip) and Intel Quartus Prime Simulation IP File (.sip) to the current Intel Quartus Prime project.


## 4 HDMI Source

### 4.1 Source Functional Description

The HDMI source core provides direct connection to the Transceiver Native PHY through a 10-bit, 20-bit, or 40-bit parallel data path.

**Figure 8. HDMI Source Signal Flow Diagram**

The figure below shows the flow of the HDMI source signals. The figure shows the various clocking domains used within the core.



The source core provides four 10-bit, 20-bit or 40-bit parallel data paths corresponding to the 3 color channels and the clock channel.

The source core accepts video, audio, and auxiliary channel data streams. The core produces a scrambled and TMDs/TERC4 encoded data stream that would typically connect to the high-speed transceiver parallel data inputs.

**Note:** The scrambled data only applies for HDMI 2.0 stream with TMDs Bit Rate higher than 3.4 Gbps.

Central to the core is the Scrambler, TMDs/TERC4 Encoder. The encoder processes either video or auxiliary data.





### 4.1.1 Source Scrambler, TMDS/TERC4 Encoder

The TMDS/TERC4 encoder implements 8-bit to 10-bit and 4-bit to 10-bit algorithms as defined in the *HDMI 1.4b Specification Section 5.4*. Each data channel, with exception of the clock channel, has its own encoder. You can configure the core to enable scrambling, as defined in the *HDMI 1.4b Specification Section 6.1.2*, before TMDS/TERC4 encoding.

The encoder processes symbol data at 1, 2, or 4 symbols per clock. When the encoder operates in 2 or 4 symbols per clock, it also produces the output in the form of two or four encoded symbols per clock.

The TMDS/TERC4 encoder also produces digital visual interface (DVI) signaling when you deassert the `mode` input signal. DVI signaling is identical to HDMI signaling, except for the absence of data and video islands and TERC4 auxiliary data.


### 4.1.2 Source Video Resampler

The video resampler consists of a dual-clock FIFO (DCFIFO) and a gearbox.

The gearbox converts data of 8, 10, 12, or 16 bits per component to 8-bit per component data based on the current color depth. The General Control Packet (GCP) conveys the color depth information.

**Figure 9. Source Video Resampler Signal Flow Diagram**

The figure below shows the components of the video resampler and the signal flow between these components.




The resampler adheres to the recommended phase encoding method described in *HDMI 1.4b Specification Section 6.5*.

- The phase counter must register the last pixel packing-phase (pp) of the last pixel of the last active line.
- The core then transmits the pp value to the attached sink device in the GCP for packing synchronization.

The HDMI cable may send across four different pixel encodings: RGB 4:4:4, YCbCr 4:4:4, and YCbCr 4:2:2 (as described in *HDMI 1.4b Specification Section 6.5*), and YCbCr 4:2:0 (as described in *HDMI 2.0 Specification Section 7.1*).


**Figure 10. Pixel Data Input Format RGB/YCbCr 4:4:4**

The figure below shows the RGB/YCbCr 4:4:4 color space pixel bit-field mappings per symbol. When the actual color depth is below 16 bpc, the unused LSBs are set to zero.



**Figure 11. Pixel Data Input Format YCbCr 4:2:2 (12 bpc)**

The figure below shows the YCbCr 4:2:2 color space pixel bit-field mappings per symbol. As with 4:4:4 color space, the unused LSBs are set to zero.




The higher order 8 bits of the Y samples are mapped to the 8 bits of Channel 1 and the lower order 4 bits are mapped to the lower order 4 bits of Channel 0.

The first pixel transmitted within a Video Data Period contains three components, Y<sub>0</sub>, Cb<sub>0</sub> and Cr<sub>0</sub>. The Y<sub>0</sub> and Cb<sub>0</sub> components are transmitted during the first pixel period while Cr<sub>0</sub> is transmitted during the second pixel period. This second pixel period also contains the only component for the second pixel, Y<sub>1</sub>. In this way, the link carries one Cb sample for every two pixels and one Cr sample for every two pixels. These two components (Cb and Cr) are multiplexed onto the same signal paths on the link.

**Figure 12. Pixel Data Input Format YCbCr 4:2:0**

The figure shows the YCbCr 4:2:0 color space pixel bit-field mappings. As with 4:4:4 color space, the unused LSBs are set to zero.



n = Pixel Index

The two horizontally successive 8-bit Y components are transmitted in TMDS Channels 1 and 2, in that order. The 8-bit Cb or Cr components are transmitted alternately in TMDS Channel 0, line by line.



For even lines starting with line 0:


- `vid_data[47:32]` always transfer the  $Y_{n+1}$  component
- `vid_data[31:16]` always transfer the  $Y_n$  component
- `vid_data[15:0]` always transfer the  $C_{bn}$  component

For odd lines:

- `vid_data[47:32]` always transfer the  $Y_{n+1}$  component
- `vid_data[31:16]` always transfer the  $Y_n$  component
- `vid_data[15:0]` always transfer the  $C_{rn}$  component

The frequency of `vid_clk` must be halved when YCbCr 4:2:0 is used, because two pixels are fed into a single clock cycle.

**Figure 13. YCbCr 4:2:0 Transport Using 1 Symbol Per Clock Mode**



### 4.1.3 Source Window of Opportunity Generator

The source Window of Opportunity (WOP) generator creates valid data islands within the blanking regions.


During horizontal blanking region, the WOP generator creates a leading region to hold at least 12 period symbols that include eight preamble symbols. The generator also creates a trailing region to hold two data island trailing guard band symbols, at least 12 control period symbols that include eight preamble symbols and two video leading guard band symbols.

During vertical blanking region, the source cannot send more than 18 auxiliary packets consecutively. The WOP generator deasserts the data island output enable (`aux_wop`) line after every 18th auxiliary packet for 32-symbol clocks.

The WOP generator also has an integral number of auxiliary packet cycles: 24 clocks when processing in 1-symbol mode, 16 clocks when processing in 2-symbol mode, and 8 clocks when processing in 4-symbol mode.

**Figure 14. Typical Window of Opportunity**

The figure below shows a typical output from the WOP generator.



#### 4.1.4 Source Auxiliary Packet Encoder

Auxiliary packets are encoded by the source auxiliary packet encoder.


The auxiliary packets originate from several sources, which are multiplexed into the auxiliary packet encoder in a round-robin schedule. The auxiliary packet encoder converts a standard stream into the channel data format required by the TERC4 encoder.

The auxiliary packet encoder also calculates and inserts the Bose-Chaudhuri-Hocquenghem (BCH) error correction code.



**Figure 15. Auxiliary Packet Encoder Input**


The figure below shows the auxiliary packet encoder input from a 72-bit input data.



The encoder assumes the data valid input will remain asserted for the duration of a packet to complete. A packet is always 24 clocks (in 1-symbol mode), 12 clocks (in 2-symbol mode), or 6 clocks (in 4-symbol mode).

**Figure 16. Typical Auxiliary Packet Stream During Blanking Interval**

The figure below shows a typical auxiliary packet stream in 1-symbol per clock mode, where 0 denotes a null packet.





### 4.1.5 Source Auxiliary Packet Generators

The source core uses various auxiliary packet generators. The packet generators convert the packet field inputs to the auxiliary packet stream format.

The packet generator propagates backpressure from the output ready signal to the input ready signal. The generator asserts the input valid signal when a packet is ready to be transmitted. The input valid signal remains asserted until the end of the packet and the generator receives a ready acknowledgment.

### 4.1.6 Source Auxiliary Data Path Multiplexers

The auxiliary data path multiplexers provide paths for the various auxiliary packet generators.

The various auxiliary packet generators traverse a multiplexed routing path to the auxiliary packet encoder. The multiplexers obey a round-robin schedule and propagate backpressure.

### 4.1.7 Source Auxiliary Control Port

To simplify the user logic, the source core has control ports to send the most common auxiliary control packets.

These packets are: General Control Packet, Auxiliary Video Information (AVI) InfoFrame, and HDMI Vendor Specific InfoFrame (VSI).

The core sends the default values in the auxiliary packets. The default values allow the core to send video data compatible with the *HDMI 1.4b Specification* with minimum description.

You can also override the generators using the customized input values. The override values replace the default values when the input checksum is non-zero.

The core sends the auxiliary control packets on the active edge of the V-SYNC signal to ensure that the packets are sent once per field.

#### 4.1.7.1 Source General Control Packet (GCP)

**Table 8. Source GCP Bit-Fields**

This table lists the controllable bit-fields for the Source `gcp[5:0]` port.

| Bit Field | Name             | Value |     |     |     | Comment                          |
|-----------|------------------|-------|-----|-----|-----|----------------------------------|
|           |                  | CD3   | CD2 | CD1 | CD0 |                                  |
| gcp[3:0]  | Color Depth (CD) |       |     |     |     | Color depth                      |
|           |                  | 0     | 0   | 0   | 0   | Color depth not indicated        |
|           |                  | 0     | 1   | 0   | 0   | 8 bpc or 24 bits per pixel (bpp) |
|           |                  | 0     | 1   | 0   | 1   | 10 bpc or 30 bpp                 |
|           |                  | 0     | 1   | 1   | 0   | 12 bpc or 36 bpp                 |
|           |                  | 0     | 1   | 1   | 1   | 16 bpc or 48 bpp                 |

*continued...*



| Bit Field | Name         | Value   | Comment  |
|-----------|--------------|---|----------|
|           |              | Others  | Reserved |
| gcp[4]    | Set_AVMUTE   | Refer to <i>HDMI 1.4b Specification Section 5.3.6</i> . |          |
| gcp[5]    | Clear_AVMUTE | Refer to <i>HDMI 1.4b Specification Section 5.3.6</i> . |          |

All other fields for the source GCP, (for example, Pixel Packing Phase and Default Phase as described in *HDMI 1.4b Specification Section 5.3.6*) are calculated automatically inside the core. You must provide the bit-field values in the table above through the source `gcp[5:0]` port. The GCP on the Auxiliary Data Port will always be filtered.

#### 4.1.7.2 Source Auxiliary Video Information (AVI) InfoFrame Bit-Fields

**Table 9. Source Auxiliary Video Information (AVI) InfoFrame**

The table below lists the bit-fields for the AVI InfoFrame port bundle (as described in *HDMI 1.4b Specification Section 8.2.1*).

The signal bundle is clocked by `ls_clk`.

| Bit-field | Name     | Description                                   | Default Value       |
|-----------|----------|---|---------------------|
| 7:0       | Checksum | Checksum                                      | 8'h67               |
| 9:8       | S        | Scan information                              | 2'h0                |
| 11:10     | B        | Bar info data valid                           | 2'h0                |
| 12        | A0       | Active information present                    | 1'h0                |
| 14:13     | Y        | RGB or YCbCr indicator                        | 2'h0                |
| 15        | Reserved | Returns 0                                     | 1'h0                |
| 19:16     | R        | Active format aspect ratio                    | 4'h8                |
| 21:20     | M        | Picture aspect ratio                          | 2'h0                |
| 23:22     | C        | Colorimetry (for example: ITU BT.601, BT.709) | 2'h0                |
| 25:24     | SC       | Non-uniform picture scaling                   | 2'h0                |
| 27:26     | Q        | Quantization range                            | 2'h0                |
| 30:28     | EC       | Extended colorimetry                          | 3'h0                |
| 31        | ITC      | IT content                                    | 1'h0                |
| 38:32     | VIC      | Video format identification code              | 7'h00               |
| 39        | Reserved | Returns 0                                     | 1'h0                |
| 43:40     | PR       | Picture repetition factor                     | 4'h0                |
| 45:44     | CN       | Content type                                  | 2'h0                |
| 47:46     | YQ       | YCC quantization range                        | 2'h0                |
| 63:48     | ETB      | Line number of end of top bar                 | 16'h0000            |
| 79:64     | SBB      | Line number of start of bottom bar            | 16'h0000            |
|           |          |   | <b>continued...</b> |



| Bit-field | Name    | Description  | Default Value |
|-----------|---------|--|---------------|
| 95:80     | ELB     | Pixel number of end of left bar  | 16'h0000      |
| 111:96    | SRB     | Pixel number of start of right bar   | 16'h0000      |
| 112       | Control | Disables the core from inserting the InfoFrame packet. <ul style="list-style-type: none"> <li>1: The core does not insert info_avi[111:0]. The AVI InfoFrame packet on the Auxiliary Data Port passes through.</li> <li>0: The core inserts info_avi[111:0] when checksum field (info_avi[7:0]) is non-zero. The core sends default values when checksum field (info_avi[7:0]) is zero. The core filters the AVI InfoFrame packet on the Auxiliary Data Port.</li> </ul> | -             |

#### 4.1.7.3 Source HDMI Vendor Specific InfoFrame (VSI)

**Table 10. Source HDMI Vendor Specific InfoFrame Bit-Fields**

The table below lists the bit-fields for VSI (as described in *HDMI 1.4b Specification Section 8.2.3*).

The signal bundle is clocked by `ls_clk`.

| Bit-field | Name                     | Description   | Default Value |
|-----------|--------------------------|---|---------------|
| 4:0       | Length                   | Length of HDMI VSI payload  | 5'h06         |
| 12:5      | Checksum                 | Checksum  | 8'h69         |
| 36:13     | IEEE                     | 24-bit IEEE registration identifier (0x000C03)  | 24'h000C03    |
| 41:37     | Reserved                 | Reserved (0)  | 5'h00         |
| 44:42     | HDMI_Video_Format        | Structure of extended video formats exclusively defined in <i>HDMI 1.4b Specification</i>   | 3'h0          |
| 52:45     | HDMI_VIC or 3D_Structure | <ul style="list-style-type: none"> <li>If HDMI_Video_Format = 3'h1, [52:45] = HDMI proprietary video format identification code</li> <li>If HDMI_Video_Format = 3'h2, [52:49] = 3D_Structure and [48:45] = Reserved (0)</li> </ul>  | 8'h00         |
| 57:53     | Reserved                 | Reserved (0)  | 5'h00         |
| 60:58     | 3D_Ext_Data              | 3D extended data  | 3'h0          |
| 61        | Control                  | Disables the core from inserting the InfoFrame packet. <ul style="list-style-type: none"> <li>1: The core does not insert info_vsi[60:0]. The VSI InfoFrame packet on the Auxiliary Data Port passes through.</li> <li>0: The core inserts info_vsi[60:0] when checksum field (info_vsi[12:5]) is non-zero. The core sends default values when checksum field (info_vsi[12:5]) is zero. The core filters the VSI InfoFrame packet on the Auxiliary DataPort.</li> </ul> | -             |

#### 4.1.8 Source Audio Encoder

Audio transport allows four packet types: Audio Clock Regeneration, Audio InfoFrame, Audio Metadata, and Audio Sample.





The Audio Clock Regeneration packet contains the CTS and N values. You need to provide these values as recommended in *HDMI 1.4b Specification Section 7.2.1 through 7.2.3* and *HDMI 2.0 Specification Section 9.2.1*. The core schedules this packet to be sent every ms. The timestamp scheduler uses the `audio_clk` and `N` value to determine a 1-ms interval.

The audio data queues on a DCFIFO. The core also uses the DCFIFO to synchronize its clock to `ls_clk`. The Audio Packetizer packs the audio data into the Audio Sample packets according to the specified audio format (as described in *HDMI 1.4b Specification Section 5.3.4*). An Audio Sample packet can contain up to 4 audio samples, based on the required audio sample clock. The core sends the Audio Sample packets whenever there is an available slot in the auxiliary packet stream.


The core determines the payload data packet type from the `audio_format[3:0]` signal.

**Table 11. Definition of `audio_format[3:0]`**

| Value  | Name                                | Description                                    |
|--------|-------------------------------------|--|
| 0      | Linear Pulse-Code Modulation (LPCM) | Use packet type 0x02 to transport payload data |
| 4      | 3D Audio (LPCM)                     | Use packet type 0x0B to transport payload data |
| 6      | Multi-Stream(MST) Audio for LPCM    | Use packet type 0x0E to transport payload data |
| Others | -                                   | Reserved                                       |

The 32-bit audio data is packed in IEC-60958 standard. The least significant word is the left channel sample.

**Figure 17. Audio Data Packing**



The fields are defined as:

- SP : Sample Present
- x : Not Used
- B : Start of 192-bit IEC-60958 Channel Status
- P : Parity Bit
- C : Channel Status
- U : User Data Bit
- V : Valid Bit

The `audio_data` port is always at a fixed value of 256 bits. In the LPCM format, the core can send up to 8 channels of audio data.

- Channel 1 audio data should be present at `audio_data[31:0]`.
- Channel 2 audio data should be present at `audio_data[63:32]` and so on.

The Sample Present (SP) bit determines whether to use 2-channel or 8-channel layout. If the SP bit from Channel 3 is high, then the core uses the 8-channel layout. If otherwise, the core uses the 2-channel layout. The core ignores all other fields if the SP bit is 0.

The core requires an `audio_de` port for designs in which the `audio_clk` port frequency is higher than the actual audio sample clock. The `audio_de` port qualifies the audio data. If `audio_clk` is the actual audio sample clock, you can tie the `audio_de` signal to 1. For audio channels fewer than 8, insert 0 to the respective audio data of the unused audio channels.


The Audio Clock Regeneration and Audio Sample packets on the Auxiliary Data Port are not filtered by the core. You must filter these packets externally if you want to loop back the auxiliary data stream from the sink.

### 3D Audio Format

In 3D format, the core sends up to 32 channels audio data by consuming up to 4 writes of 8 channels. Assert `audio_format[4]` to indicate the first 8 channels of each sample. For audio channels greater than 8, do not drive `audio_clk` at actual audio sample clock; instead drive `audio_clk` with `ls_clk` and qualify `audio_data` with `audio_de`.

**Figure 18. 3D Audio Input Example**

Figure below shows the three examples of 3D audio: Full 32 channels, 24 channels, and 12 channels. In the 12 channels example, the 4 most significant audio channels of the last beat are zero.




### MST Audio Format

In MST format, the core sends 2, 3, or 4 streams of audio. For audio streams fewer than 4, you must set the respective audio data to zero for the unused streams as shown in the figure below.



Figure 19. MST Audio Input Example



#### 4.1.8.1 Audio InfoFrame (AI) Bundle Bit-Fields

The core sends the AI default values in the auxiliary packets.

The default values are overridden by the customized input values (audio\_info\_ai[47:0]) when the input checksum is non-zero. The core sends the AI packet on the active edge of the V-SYNC signal to ensure that the packet is sent once per field.

Table 12. Source Audio InfoFrame Bundle Bit-Fields

Table below lists the AI signal bit-fields (as described in *HDMI 1.4b Specification Section 8.2.2*). The signal bundle is clocked by `ls_clk`.

| Bit-field | Name     | Description                           | Default Value |
|-----------|----------|---------------------------------------|---------------|
| 7:0       | Checksum | Checksum                              | 8'h71         |
| 10:8      | CC       | Channel count                         | 3'h0          |
| 11        | Reserved | Returns 0                             | 1'h0          |
| 15:12     | CT       | Audio format type                     | 4'h0          |
| 17:16     | SS       | Bits per audio sample                 | 2'h0          |
| 20:18     | SF       | Sampling frequency                    | 3'h0          |
| 23:21     | Reserved | Returns 0                             | 3'h0          |
| 31:24     | CXT      | Audio format type of the audio stream | 8'h00         |
| 39:32     | CA       | Speaker location allocation<br>FL, FR | 8'h00         |
| 41:40     | LFEPBL   | LFE playback level<br>information, dB | 2'h0          |
| 42        | Reserved | Returns 0                             | 1'h0          |

*continued...*



| Bit-field | Name    | Description   | Default Value |
|-----------|---------|---|---------------|
| 46:43     | LSV     | Level shift information, dB   | 4'h0          |
| 47        | DM_INH  | Down-mix inhibit flag   | 1'h0          |
| 48        | Control | Disables the core from inserting the AI packet. <ul style="list-style-type: none"> <li>1: The core does not insert <code>audio_info_ai[47:0]</code>. The AI packet on the Auxiliary Data Port passes through.</li> <li>0: The core inserts <code>audio_info_ai[47:0]</code> when checksum field (<code>audio_info_ai[7:0]</code>) is non-zero. The core sends default values when checksum field (<code>audio_info_ai[7:0]</code>) is zero. The core filters the AI packet on the Auxiliary Data Port.</li> </ul> | -             |

#### 4.1.8.2 Audio Metadata Bundle Bit-Fields

The HDMI 2.0 Specification introduces the Audio Metadata (AM) packet.

The AM packet carries additional information related to 3D Audio and Multi-Stream Audio (MST). The core sends the AM packet on the active edge of the `V-SYNC` signal to ensure that the packet is sent once per field. The signal bundle of `audio_metadata[165:0]` is clocked by `ls_clk`.

**Table 13. Audio Metadata Bundle Bit-Fields for Packet Header and Control**

Table below lists the AM signal bit-fields for packet header (as described in the *HDMI 2.0 Specification Section 8.3*) and control.

| Bit-field | Name          | Description   |
|-----------|---------------|---|
| 0         | 3D_AUDIO      | <ul style="list-style-type: none"> <li>1: Transmits 3D audio</li> <li>0: Transmits MST audio</li> </ul>   |
| 2:1       | NUM_VIEWS     | Number of views for an MST stream   |
| 4:3       | NUM_AUDIO_STR | Number of audio streams - 1   |
| 165       | Control       | Disables the core from inserting the AM packet. <ul style="list-style-type: none"> <li>1: The core does not insert <code>audio_metadata[164:0]</code>. The AM packet on the Auxiliary Data Port passes through.</li> <li>0: The core inserts <code>audio_metadata[164:0]</code> when <code>audio_format[3:0]</code> is 3D audio or MST audio. The core filters the AM packet on the Auxiliary Data Port.</li> </ul> |



**Table 14. Audio Metadata Bundle Bit-Fields for Packet Content when 3D\_AUDIO = 1**

Table below lists the AM signal bit-fields for packet content when 3D\_AUDIO = 1 (as described in the *HDMI 2.0 Specification Section 8.3.1*).

| Bit-field | Name     | Description                               |
|-----------|----------|---|
| 9:5       | 3D_CC    | Channel count of the transmitted 3D audio |
| 12:10     | Reserved | Reserved (0)                              |
| 16:13     | ACAT     | Audio channel allocation standard         |
| 20:17     | Reserved | Reserved (0)                              |
| 28:21     | 3D_ACAT  | Channel/Speaker allocation for 3D audio   |
| 164:29    | Reserved | Reserved (0)                              |

**Table 15. Audio Metadata Bundle Bit-Fields for Packet Content when 3D\_AUDIO = 0**

Table below lists the AM signal bit-fields for packet content when 3D\_AUDIO = 0 (as described in the *HDMI 2.0 Specification Section 8.3.2*).

| Bit-field           | Name              | Description   |
|---------------------|-------------------|---|
| 5                   | Multiview_Left_0  | Left stereoscopic picture (Subpacket 0 in MST Audio Sample Packet)                                    |
| 6                   | Multiview_Right_0 | Right stereoscopic picture (Subpacket 0 in MST Audio Sample Packet)                                   |
| 12:7                | Reserved          | Reserved (0)  |
| 15:13               | Suppl_A_Type_0    | Supplementary audio type (Subpacket 0 in MST Audio Sample Packet)                                     |
| 16                  | Suppl_A_Mixed_0   | Mix of main audio components and a supplementary audio track (Subpacket 0 in MST Audio Sample Packet) |
| 17                  | Suppl_A_Valid_0   | Audio stream contains a supplementary audio track (Subpacket 0 in MST Audio Sample Packet)            |
| 19:18               | Reserved          | Reserved (0)  |
| 20                  | LC_Valid_0        | Validity of Language_Code (Subpacket 0 in MST Audio Sample Packet)                                    |
| 44:21               | Language_Code_0   | Audio stream language (Subpacket 0 in MST Audio Sample Packet)  |
| 45                  | Multiview_Left_1  | Left stereoscopic picture (Subpacket 1 in MST Audio Sample Packet)                                    |
| 46                  | Multiview_Right_1 | Right stereoscopic picture (Subpacket 1 in MST Audio Sample Packet)                                   |
| 52:47               | Reserved          | Reserved (0)  |
| 55:53               | Suppl_A_Type_1    | Supplementary audio type (Subpacket 1 in MST Audio Sample Packet)                                     |
| 56                  | Suppl_A_Mixed_1   | Mix of main audio components and a supplementary audio track (Subpacket 1 in MST Audio Sample Packet) |
| 57                  | Suppl_A_Valid_1   | Audio stream contains a supplementary audio track (Subpacket 1 in MST Audio Sample Packet)            |
| 59:58               | Reserved          | Reserved (0)  |
| 60                  | LC_Valid_1        | Validity of Language_Code (Subpacket 1 in MST Audio Sample Packet)                                    |
| <i>continued...</i> |                   |   |



| Bit-field | Name              | Description   |
|-----------|-------------------|---|
| 84:61     | Language_Code_1   | Audio stream language (Subpacket 1 in MST Audio Sample Packet)  |
| 85        | Multiview_Left_2  | Left stereoscopic picture (Subpacket 2 in MST Audio Sample Packet)                                    |
| 86        | Multiview_Right_2 | Right stereoscopic picture (Subpacket 2 in MST Audio Sample Packet)                                   |
| 92:87     | Reserved          | Reserved (0)  |
| 95:93     | Suppl_A_Type_2    | Supplementary audio type (Subpacket 2 in MST Audio Sample Packet)                                     |
| 96        | Suppl_A_Mixed_2   | Mix of main audio components and a supplementary audio track (Subpacket 2 in MST Audio Sample Packet) |
| 97        | Suppl_A_Valid_2   | Audio stream contains a supplementary audio track (Subpacket 2 in MST Audio Sample Packet)            |
| 99:98     | Reserved          | Reserved (0)  |
| 100       | LC_Valid_2        | Validity of Language_Code (Subpacket 2 in MST Audio Sample Packet)                                    |
| 124:101   | Language_Code_2   | Audio stream language (Subpacket 2 in MST Audio Sample Packet)  |
| 125       | Multiview_Left_3  | Left stereoscopic picture (Subpacket 3 in MST Audio Sample Packet)                                    |
| 126       | Multiview_Right_3 | Right stereoscopic picture (Subpacket 3 in MST Audio Sample Packet)                                   |
| 132:127   | Reserved          | Reserved (0)  |
| 135:133   | Suppl_A_Type_3    | Supplementary audio type (Subpacket 3 in MST Audio Sample Packet)                                     |
| 136       | Suppl_A_Mixed_3   | Mix of main audio components and a supplementary audio track (Subpacket 3 in MST Audio Sample Packet) |
| 137       | Suppl_A_Valid_3   | Audio stream contains a supplementary audio track (Subpacket 3 in MST Audio Sample Packet)            |
| 139:138   | Reserved          | Reserved (0)  |
| 140       | LC_Valid_3        | Validity of Language_Code (Subpacket 3 in MST Audio Sample Packet)                                    |
| 164:141   | Language_Code_3   | Audio stream language (Subpacket 3 in MST Audio Sample Packet)  |

## 4.2 Source Interfaces

The table lists the source's port interfaces.

**Table 16. Source Interfaces**

N is the number of symbols per clock.

| Interface | Port Type | Clock Domain | Port   | Direction | Description                    |
|-----------|-----------|--------------|--------|-----------|--------------------------------|
| Reset     | Reset     | N/A          | reset  | Input     | Main asynchronous reset input. |
| Clock     | Clock     | N/A          | ls_clk | Input     | Link speed clock input.        |

*continued...*



| Interface | Port Type | Clock Domain | Port                   | Direction | Description  |
|-----------|-----------|--------------|------------------------|-----------|--|
|           |           |              |                        |           | <p>Relationship to <code>vid_clk</code> as a function of color depth:</p> <ul style="list-style-type: none"> <li>• 8 bpc: 1x <code>vid_clk</code></li> <li>• 10 bpc: 1.25x <code>vid_clk</code></li> <li>• 12 bpc: 1.5x <code>vid_clk</code></li> <li>• 16 bpc: 2x <code>vid_clk</code></li> </ul> <p>This signal connects to the transceiver output clock only if an application does not require low TMDS Bit Rate (below the minimum transceiver data rate), which means no oversampling is required.</p> <p>This signal should connect to a PLL output clock that meets the <code>vid_clk</code> relationship if an application requires low TMDS Bit Rate (below the minimum transceiver data rate), which means oversampling is required.</p> <p>Refer to <a href="#">Source Clock Tree</a> on page 35 for more information.</p> |
|           | Clock     | N/A          | <code>vid_clk</code>   | Input     | <p>Video data clock input.</p> <p>For RGB and YCbCr 4:4:4/4:2:2 transport:</p> <ul style="list-style-type: none"> <li>• 1 symbol per clock mode = pixel clock</li> <li>• 2 symbols per clock mode = pixel clock/2</li> <li>• 4 symbols per clock mode = pixel clock/4</li> </ul> <p>For YCbCr 4:2:0 transport:</p> <ul style="list-style-type: none"> <li>• 1 symbol per clock mode = pixel clock/2</li> <li>• 2 symbols per clock mode = pixel clock/4</li> <li>• 4 symbols per clock mode = pixel clock/8</li> </ul>   |
|           | Clock     | N/A          | <code>audio_clk</code> | Input     | <p>Audio clock input. Connect this signal to <code>ls_clk</code> by qualifying the slower frequency of <code>audio_data</code> with <code>audio_de</code>.</p> <p>If you connect this signal to a clock at actual audio sample frequency, you must tie <code>audio_de</code> to 1.</p> <p>For audio channels greater than 8, do not drive <code>audio_clk</code> at actual audio sample clock; instead drive <code>audio_clk</code> with <code>ls_clk</code> and qualify <code>audio_data</code> with <code>audio_de</code>.</p>   |

**continued...**



| Interface                     | Port Type | Clock Domain | Port                 | Direction | Description   |
|-------------------------------|-----------|--------------|----------------------|-----------|---|
|                               |           |              |                      |           | <i>Note:</i> Applicable only when you turn on the <b>Support auxiliary</b> and <b>Support audio</b> parameters.   |
| Video Data Port               | Conduit   | vid_clk      | vid_data[N*48-1:0]   | Input     | Video 48-bit pixel data input port. <ul style="list-style-type: none"> <li>In 2 symbols per clock (N=2) mode, this port accepts two 48-bit pixels per clock.</li> <li>In 4 symbols per clock (N=4) mode, this port accepts four 48-bit pixels per clock.</li> </ul> |
|                               | Conduit   | vid_clk      | vid_de[N-1:0]        | Input     | Video data enable input that indicates active picture region.   |
|                               | Conduit   | vid_clk      | vid_hsync[N-1:0]     | Input     | Video horizontal sync input.  |
|                               | Conduit   | vid_clk      | vid_vsync[N-1:0]     | Input     | Video vertical sync input.  |
| TMDS Data Port <sup>(2)</sup> | Conduit   | ls_clk       | out_b[N*10-1:0]      | Output    | TMDS encoded blue channel (0) output.   |
|                               | Conduit   | ls_clk       | out_g[N*10-1:0]      | Output    | TMDS encoded green channel (1) output.  |
|                               | Conduit   | ls_clk       | out_r[N*10-1:0]      | Output    | TMDS encoded red channel (2) output.  |
|                               | Conduit   | ls_clk       | out_c[N*10-1:0]      | Output    | Clock channel output. For out_c values, refer to <a href="#">Table 17</a> on page 35 and <a href="#">Table 18</a> on page 35.   |
| Encoder Control Port          | Conduit   | ls_clk       | mode                 | Input     | Encoding mode input. <ul style="list-style-type: none"> <li>0: DVI</li> <li>1: HDMI</li> </ul>  |
|                               | Conduit   | ls_clk       | TMDS_Bit_clock_Ratio | Input     | Indicates if TMDS Bit Rate is greater than 3.4Gbps. <ul style="list-style-type: none"> <li>0: (TMDS Bit Rate) / (TMDS Clock Rate) ratio is 10</li> <li>1 = (TMDS Bit Rate) / (TMDS Clock Rate) ratio is 40</li> </ul>   |

*continued...*

(2) Connect to the transceiver data input if no oversampling is required. If oversampling is required, the port should connect to a DCFIFO and an oversampling user logic before connecting to a transceiver data input. Refer to [Source Clock Tree](#) on page 35 for more information.





| Interface   | Port Type    | Clock Domain | Port             | Direction | Description  |              |
|---|--------------|--------------|------------------|-----------|--|--------------|
|   | Conduit      | ls_clk       | Scrambler_Enable | Input     | Enables scrambling. <ul style="list-style-type: none"> <li>0: Instructs the source device not to perform scrambling</li> <li>1: Instructs the source device to perform scrambling</li> </ul> |              |
|   | Conduit      | ls_clk       | ctrl[N*6-1:0]    | Input     | DVI control side-band inputs to override the necessary control and synchronization data in the green and red channels.   |              |
|   |              |              |                  |           | <b>Bit-Field</b>   | <b>Name</b>  |
|   |              |              |                  |           | N*6+5  | CTL3         |
|   |              |              |                  |           | N*6+4  | CTL2         |
|   |              |              |                  |           | N*6+3  | CTL1         |
|   |              |              |                  |           | N*6+2  | CTL0         |
|   |              |              |                  |           | N*6+1  | Reserved (0) |
| N*6   | Reserved (0) |              |                  |           |  |              |
| Auxiliary Data Port (Applicable only when you enable <b>Support auxiliary</b> parameter)    | Conduit      | ls_clk       | aux_ready        | Output    | Auxiliary data channel ready output. Asserted high to indicate that the core is ready to accept data.  |              |
|   | Conduit      | ls_clk       | aux_valid        | Input     | Auxiliary data channel valid input to qualify the data.  |              |
|   | Conduit      | ls_clk       | aux_data[71:0]   | Input     | Auxiliary data channel data input.<br>For information about the bit-fields, refer to <a href="#">Figure 15</a> on page 21.   |              |
|   | Conduit      | ls_clk       | aux_sop          | Input     | Auxiliary data channel start-of-packet input to mark the beginning of a packet.  |              |
|   | Conduit      | ls_clk       | aux_eop          | Input     | Auxiliary data channel end-of-packet input to mark the end of a packet.  |              |
| Auxiliary Control Port (Applicable only when you enable <b>Support auxiliary</b> parameter) | Conduit      | ls_clk       | gcp[5:0]         | Input     | General Control Packet user input.<br>For information about the bit-fields, refer to <a href="#">Table 8</a> on page 22.   |              |
|   | Conduit      | ls_clk       | info_avi[112:0]  | Input     | Auxiliary Video Information InfoFrame user input.<br>For information about the bit-fields, refer to <a href="#">Table 9</a> on page 23.  |              |
|   | Conduit      | ls_clk       | info_vsi[61:0]   | Input     | Vendor Specific Information InfoFrame user input.  |              |

*continued...*



| Interface   | Port Type | Clock Domain      | Port                  | Direction   | Description  |
|---|-----------|-------------------|-----------------------|---|--|
|   |           |                   |                       |   | For information about the bit-fields, refer to <a href="#">Table 10</a> on page 24.  |
| Audio Port (Applicable only when you enable <b>Support auxiliary</b> and <b>Support audio</b> parameters) | Conduit   | audio_clk         | audio_CTS[19:0]       | Input   | Audio CTS value input.   |
|   | Conduit   | audio_clk         | audio_N[19:0]         | Input   | Audio N value input.   |
|   | Conduit   | audio_clk         | audio_data[255:0]     | Input   | Audio data input.<br>For audio channel values, refer to <a href="#">Table 19</a> on page 35.   |
|   | Conduit   | audio_clk         | audio_de              | Input   | Audio data valid input.  |
|   | Conduit   | audio_clk         | audio_mute            | Input   | Audio mute input. No audio will be transmitted when this signal is asserted high.  |
|   | Conduit   | ls_clk            | audio_info_ai[48:0]   | Input   | Audio InfoFrame user input.<br><i>Note:</i> If you provide <code>audio_info_ai[48:0]</code> using <code>audio_clk</code> with actual audio sample frequency, you must synchronize the clock domain to <code>ls_clk</code> externally.<br>For information about the bit-fields, refer to <a href="#">Table 12</a> on page 27.   |
|   | Conduit   | ls_clk            | audio_metadata[165:0] | Input   | Carries additional information related to 3D audio and MST audio.<br><i>Note:</i> If you provide <code>audio_metadata[165:0]</code> using <code>audio_clk</code> with actual audio sample frequency, you must synchronize the clock domain to <code>ls_clk</code> externally.<br>For information about the bit-fields, refer to <a href="#">Table 13</a> on page 28, <a href="#">Table 14</a> on page 29, and <a href="#">Table 15</a> on page 29. |
| Conduit   | audio_clk | audio_format[4:0] | Input                 | Controls the transmission of the 3D audio and indicates the audio format to be transmitted. |  |

**continued...**



| Interface | Port Type | Clock Domain | Port | Direction | Description |   |
|-----------|-----------|--------------|------|-----------|-------------|---|
|           |           |              |      |           | Bit-Field   | Description   |
|           |           |              |      |           | 4           | Assert to indicate the first 8 channels of each 3D audio sample.                    |
|           |           |              |      |           | 3:0         | For information about the bit-fields, refer to <a href="#">Table 11</a> on page 25. |

**Table 17. out\_c Value for TMDS Bit Rate Less than 3.4 Gbps**

TMDS\_Bit\_clock\_Ratio = 0 and out\_c value is constant.

| N | out_c Value                                     |
|---|---|
| 1 | 10'b1111100000                                  |
| 2 | 20'b1111100000_1111100000                       |
| 4 | 40'b1111100000_1111100000_1111100000_1111100000 |

**Table 18. out\_c Value for TMDS Bit Rate Greater than 3.4 Gbps**

TMDS\_Bit\_clock\_Ratio = 1 and out\_c value is repeated indefinitely.

| N | out_c Value    |                |                |                |
|---|----------------|----------------|----------------|----------------|
|   | t              | t+1            | t+2            | t+3            |
| 1 | 10'h000        | 10'h000        | 10'h3ff        | 10'h3ff        |
| 2 | 20'h00000      | 20'hffffff     | 20'h00000      | 20'hffffff     |
| 4 | 40'hffff 00000 | 40'hffff 00000 | 40'hffff 00000 | 40'hffff 00000 |

**Table 19. Audio Channel**

| Bit-Field | Audio Channel            |                        |
|-----------|--------------------------|------------------------|
|           | LPCM and 3D Audio (LPCM) | MST Audio (LPCM)       |
| 255:224   | 8 or 16 or 24 or 32      | Stream 4 right channel |
| 223:192   | 7 or 15 or 23 or 31      | Stream 4 left channel  |
| 191:160   | 6 or 14 or 22 or 30      | Stream 3 right channel |
| 159:128   | 5 or 13 or 21 or 29      | Stream 3 left channel  |
| 127:96    | 4 or 12 or 20 or 28      | Stream 2 right channel |
| 95:64     | 3 or 11 or 19 or 27      | Stream 2 left channel  |
| 63:32     | 2 or 10 or 18 or 26      | Stream 1 right channel |
| 31:0      | 1 or 9 or 17 or 25       | Stream 1 left channel  |


## 4.3 Source Clock Tree

The source uses various clocks.

**Figure 20. Source Clock Tree**

The figure shows how the different clocks connect in the source core.

User logic is required if an application requires a low TMDS Bit Rate (below the minimum transceiver data rate requirement).



For HDMI source, you must instantiate 4 transceiver channels: 3 channels to transmit data and 1 channel to transmit clock information.

The core uses a general purpose phase-locked loop (GPLL), that is referenced by an arbitrary TMDS clock frequency, to generate the link speed clock (`ls_clk`) and video clock (`vid_clk`).

- The video data clocks into the core at `vid_clk`.
- The TMDS data clocks out from the core at `ls_clk`.

The same arbitrary TMDS clock frequency is also used to drive the transceiver PLL. `ls_clk` and `tx_clkout[0]` are derived from `vid_clk` based on the color depth, `TMDS_Bit_clock_Ratio`, and user oversampling control bit information.

If an application requires low TMDS Bit Rate (below the transceiver minimum data rate requirement), then the application needs a user logic consisting of a DCFIFO and oversampling logic.

- The DCFIFO synchronizes the TMDS data from `ls_clk` to a faster transceiver output clock (`tx_clkout[0]`).
- The oversampling logic repeats each bit of the TMDS data a given number of times.
- When you enable the oversampling control bit, the transceiver transmits the TMDS data between the HDMI source core and the oversampling logic.
- You can use `tx_clkout[0]` across 4 channels if the transceiver is in bonding mode.



If an application does not require low TMDS Bit Rate, you can connect the core output directly to the transceiver with `tx_clkout[0]` driving the core `ls_clk`. You do not require the GPLL to generate `CLK1 (ls_clk)`.

#### **Related Links**

- [HDMI Hardware Demonstration for Arria V and Stratix V Devices](#) on page 55  
For more information about the transceiver usage and clocking scheme.
- [Intel FPGA HDMI Design Example User Guide for Intel Arria 10 Devices](#)  
For more information about the Intel Arria 10 design examples.




## 5 HDMI Sink

### 5.1 Sink Functional Description

The HDMI sink core provides direct connection to the Transceiver Native PHY through a 10-bit, 20-bit, or 40-bit parallel data path.

**Figure 21. HDMI Sink Signal Flow Diagram**

The figure below shows the flow of the HDMI sink signals. The figure shows the various clocking domains used within the core.



The sink core provides three 10-bit, 20-bit, or 40-bit data input paths corresponding to the color channels. The sink core clocks the three 10-bit, 20-bit, or 40-bit channels from the transceiver outputs using the respective transceiver clock outputs.

- Blue channel: 0
- Green channel: 1
- Red channel: 2

#### 5.1.1 Sink Word Alignment and Channel Deskew

The input stage of the sink is responsible for synchronizing the incoming parallel data channels correctly. The synchronization is split to two stages: word alignment and channel deskew.




**Table 20. Synchronization Stages**

| Stage          | Description  |
|----------------|--|
| Word Alignment | <ul style="list-style-type: none"> <li>• Correctly aligns the incoming parallel data to word boundaries using bit-slip technique.</li> <li>• TMDS encoding does not guarantee unique control codes, but the core can still use the sequence of continuous symbols found in data and video preambles to align.</li> <li>• The alignment algorithm searches for 8 consecutive 0x54 or 0xab corresponding to the data and video preambles.<br/><i>Note:</i> The preambles are also present in Digital Video Interface (DVI) coding.</li> <li>• The alignment logic asserts a marker indicator when the 8 consecutive signals are detected.</li> <li>• Similarly, the logic infers alignment loss when 8K symbol clocks elapse without a single marker assertion.</li> </ul> |
| Channel Deskew | <ul style="list-style-type: none"> <li>• When the data channels are aligned, the core then attempts to deskew each channel.</li> <li>• The sink core deskews at the rising edge of the marker insertion.</li> <li>• For every correct deskewed lane, the marker insertion will appear in all three TMDS encoded streams.</li> <li>• The sink core deskews using three dual-clock FIFOs.</li> <li>• The dual-clock FIFOs also synchronize all three data streams to the blue channel clock to be used later throughout the decoder core.</li> </ul>   |

**Figure 22. Channel Deskew DCFIFO Arrangement**

The figure below shows the signal flow diagram of the deskew logic.



The FIFO read signal of the channels is normally asserted. The sink core deasserts a particular FIFO read signal if a marker appears at its output and not in the other two FIFO outputs. By deasserting, the sink core stalls the data stream for sufficient cycles to remove the channel skew. If any of the FIFO channels overflow, the sink core asserts a reset signal which propagates backwards to the word alignment logic.

### 5.1.2 Sink Descrambler, TMDS/TERC4 Decoder

The sink TMDS/TERC4 decoder follows the HDMI/DVI specification. The core enable descrambling automatically when it detects the `Scramble_Enable` bit of the SCDC registers.

The sink core feeds the aligned channels into the TMDS/TERC4 decoder. You can parameterize the decoder to operate in 1, 2, or 4 TMDS symbols per clock. If you choose 2 or 4 TMDS symbols per clock, the decoder will produce 2 or 4 decoded symbols per clock. The decoded symbols per clock output supports high pixel clock resolutions on low-end FPGA devices.






### 5.1.3 Sink Video Resampler

The video resampler consists of a gearbox and a dual-clock FIFO (DCFIFO).

The gearbox converts 8-bpc data to 8-, 10-, 12- or 16-bpc data based on the current color depth. The GCP conveys the color depth (bpp) information.

**Figure 23. Sink Resampler Signal Flow Diagram**



The resampler adheres to the recommended phase count method described in *HDMI 1.4b Specification Section 6.5*.

- To keep the source and sink resamples synchronized, the source must send the packing-phase (pp) value to the sink during the vertical blanking phase, using the general control packet.
- The pp corresponds to the phase of the last pixel in the last active video line.
- The phase-counter logic compares its own pp value to the pp value received in the general control packet and *slips* the phase count if the two pp values do not agree.

The output from the resampler is fixed at 16 bpc. When the resampler operates in lower color depths, the low order bits are zero. The pixel data output format across color space are described in Figure 10-12.

### 5.1.4 Sink Auxiliary Decoder

The sink core decodes the auxiliary data path into a 72-bit wide standard packet stream. The stream contains a valid, start-of-packet (SOP) and end-of-packet (EOP) marker.

**Table 21. Auxiliary Packet Memory Map**

This table lists the addresses corresponding to the captured packets.

| Memory Start Address | Packet Name                      |
|----------------------|----------------------------------|
| 0                    | NULL PACKET                      |
| 4                    | Audio Clock Regeneration (N/CTS) |
| 8                    | Audio Sample                     |
| 12                   | General Control                  |
| 16                   | ACP Packet                       |
| <i>continued...</i>  |                                  |



| Memory Start Address | Packet Name                              |
|----------------------|--|
| 20                   | ISRC1 Packet                             |
| 24                   | ISRC2 Packet                             |
| 28                   | One Bit Audio Sample Packet 5.3.9        |
| 32                   | DST Audio Packet                         |
| 36                   | High Bit rate (HBR) Audio Stream Packet  |
| 40                   | Gamut Metadata Packet                    |
| 44                   | 3D Audio Sample Packet                   |
| 48                   | One Bit 3D Audio Sample Packet           |
| 52                   | Audio Metadata Packet                    |
| 56                   | Multi-Stream Audio Sample Packet         |
| 60                   | One Bit Multi-Stream Audio Sample Packet |
| 64                   | Vendor-Specific InfoFrame                |
| 68                   | AVI InfoFrame                            |
| 72                   | Source Product Descriptor InfoFrame      |
| 76                   | Audio InfoFrame                          |
| 80                   | MPEG Source InfoFrame                    |
| 84                   | TSC VBI InfoFrame                        |
| 88                   | Dynamic Range and Mastering InfoFrame    |

**Table 22. Packet Payload Data Byte**


This table shows the representation of each packet payload data byte.

| Word Offset | Byte Offset |      |      |      |      |      |      |     |       |
|-------------|-------------|------|------|------|------|------|------|-----|-------|
|             | 8           | 7    | 6    | 5    | 4    | 3    | 2    | 1   | 0     |
| 0           | PB22        | PB21 | PB15 | PB14 | PB8  | PB7  | PB1  | PB0 | HB0   |
| 1           | PB24        | PB23 | PB17 | PB16 | PB10 | PB9  | PB3  | PB2 | HB1   |
| 2           | PB26        | PB25 | PB19 | PB18 | PB12 | PB11 | PB5  | PB4 | HB2   |
| 3           | BCH3        | PB27 | BCH2 | PB20 | BCH1 | PB13 | BCH0 | PB6 | HBCH0 |



**Figure 24. Auxiliary Data Stream Signal**

The figure below shows the relationship between the data bit-field and its clock cycle based on 1-, 2-, or 4-symbol per clock mode.



The data output at EOP contains the received BCH error correcting code. The sink core does not perform any error correction within the core. The auxiliary data is available outside the core.

*Note:* You can find the bit-field nomenclature in the *HDMI Specification Ver.2.0*.

### 5.1.5 Sink Auxiliary Packet Capture

To simplify user applications and minimize external logic, the core captures 3 different packet types and presents the packets outside the core.

These packets are: General Control Packet (GCP), Auxiliary Video Information (AVI) InfoFrame, and HDMI Vendor Specific InfoFrame (VSI).

The GCP, AVI and VSI bit-fields (excluding control bit) are defined in [Table 8](#) on page 22. [Table 9](#) on page 23. and [Table 10](#) on page 24 respectively with reserved bits return 0.


### 5.1.6 Sink Auxiliary Data Port

The auxiliary port is attached to external memory. This port allows you to write packets to memory for use outside the HDMI core.

The core calculates the address for the data port using the header byte of the received packet. The core writes packet types 0–15 into a contiguous memory region.

**Figure 25. Typical Application of AUX Packet Register Interface**

The figure below shows a typical application of the auxiliary data port.



**Table 23. Auxiliary Packet Memory Map**

| Memory Start Address | Packet Name                              |
|----------------------|--|
| 0                    | NULL PACKET                              |
| 4                    | Audio Clock Regeneration (N/CTS)         |
| 8                    | Audio Sample                             |
| 12                   | General Control                          |
| 16                   | ACP Packet                               |
| 20                   | ISRC1 Packet                             |
| 24                   | ISRC2 Packet                             |
| 28                   | One Bit Audio Sample Packet 5.3.9        |
| 32                   | DST Audio Packet                         |
| 36                   | High Bitrate (HBR) Audio Stream Packet   |
| 40                   | Gamut Metadata Packet                    |
| 44                   | 3D Audio Sample Packet                   |
| 48                   | One Bit 3D Audio Sample Packet           |
| 52                   | Audio Metadata Packet                    |
| 56                   | Multi-Stream Audio Sample Packet         |
| 60                   | One Bit Multi-Stream Audio Sample Packet |
| 64                   | Vendor-Specific InfoFrame                |
| 68                   | AVI InfoFrame                            |
| 72                   | Source Product Descriptor InfoFrame      |
| 76                   | Audio InfoFrame                          |
| 80                   | MPEG Source InfoFrame                    |
| 84                   | TSC VBI InfoFrame                        |
| 88                   | Dynamic Range and Mastering InfoFrame    |



**Table 24. Packet Payload Data Byte**

The table below lists the representation of each packet payload data byte.

| Word Offset | Byte Offset |      |      |      |      |      |      |     |       |
|-------------|-------------|------|------|------|------|------|------|-----|-------|
|             | 8           | 7    | 6    | 5    | 4    | 3    | 2    | 1   | 0     |
| 0           | PB22        | PB21 | PB15 | PB14 | PB8  | PB7  | PB1  | PB0 | HB0   |
| 1           | PB24        | PB23 | PB17 | PB16 | PB10 | PB9  | PB3  | PB2 | HB1   |
| 2           | PB26        | PB25 | PB19 | PB18 | PB12 | PB11 | PB5  | PB4 | HB2   |
| 3           | BCH3        | PB27 | BCH2 | PB20 | BCH1 | PB13 | BCH0 | PB6 | HBCH0 |

*Note:* The packet fields (PB0-PB26) are described in the HDMI 1.4b Specification (Chapter 8.2.1).

### 5.1.7 Sink Audio Decoder

The Audio Clock Regeneration packet transmits the CTS and N values required to synthesize the audio sample clock. The core also makes the CTS and N values available outside the core.

An audio clock synthesizer uses a phase-counter to recover the audio sample rate. The output from the audio clock synthesizer generates a valid pulse at the same rate as the audio sample clock from the attached source device. This valid pulse is available outside the core as an audio sample valid signal. This signal reads from a FIFO, which governs the rate of audio samples. The audio depacketizer drives the input to the FIFO.

The audio depacketizer extracts the 32-bit audio sample data from the incoming Audio Sample packets. The Audio Sample packets can hold from one to four sample data values. The audio format indicates the format of the received audio data as defined in [Table 11](#) on page 25.

The Audio InfoFrame and Audio Metadata packets are not used within the core. The packets are captured and presented outside the core. The bit fields (excluding control bit) are defined in [Table 12](#) on page 27, [Table 13](#) on page 28, [Table 14](#) on page 29, and [Table 15](#) on page 29 with reserved bits return 0.

### 5.1.8 Status and Control Data Channel (SCDC) Interface

For applications using the HDMI 2.0 feature, the core provides a memory slave port to the SCDC registers.

This memory slave port connects to an I<sup>2</sup>C slave component. The `TMDS_Bit_clock_Ratio` output from the SCDC interface indicates when the core requires the TMDS Bit Rate/TMDS Clock Rate ratio of 40. This bit is also stored in its corresponding field in the SCDC registers.

The HDMI 2.0 specification requires the core to respond to the presence of the 5V input from the connector and the state of the HPD signal. The 5V input and HPD signal are used in the register mechanism updates. The signals are synchronous to the `scdc_i2c_clk` clock domain. You must create a 100-ms delay on the HPD signal externally to the core.



For more information about the Status and Control Data Channel, you may refer to *HDMI 2.0 Specification Chapter 10.4*. You can obtain the address map for the registers in the *HDMI 2.0 Specification*.

## 5.2 Sink Interfaces

The table lists the sink's port interfaces.

**Table 25. Sink Interfaces**

N is the number of symbols per clock.

| Interface | Port Type | Clock Domain | Port        | Direction | Description  |
|-----------|-----------|--------------|-------------|-----------|--|
| Reset     | Reset     | N/A          | reset       | Input     | Main asynchronous reset input.<br><i>Note:</i> Resetting the input will reset the SCDC register.   |
| Clock     | Clock     | N/A          | ls_clk[2:0] | Input     | Link speed clock input. These clocks correspond to the in_r (2), in_g (1), and in_b (0) TMDS encoded data inputs. Relationship to vid_clk as a function of color depth: <ul style="list-style-type: none"> <li>8 bpc: 1x vid_clk</li> <li>10 bpc: 1.25x vid_clk</li> <li>12 bpc: 1.5x vid_clk</li> <li>16 bpc: 2x vid_clk</li> </ul> This signal connects to the transceiver output clock only if TMDS Bit Rate is above the minimum transceiver data rate, which means no oversampling is required. This signal should connect to a PLL output clock that meets the vid_clk relationship if TMDS Bit Rate is below the minimum transceiver data rate, which means oversampling is required. |
|           | Clock     | N/A          | vid_clk     | Input     | Video data clock input. For RGB and YCbCr 4:4:4/4:2:2 transport: <ul style="list-style-type: none"> <li>1 symbol per clock mode = pixel clock</li> <li>2 symbols per clock mode = pixel clock/2</li> <li>4 symbols per clock mode = pixel clock/4</li> </ul>   |

*continued...*



| Interface                     | Port Type | Clock Domain | Port               | Direction | Description  |           |         |   |          |   |           |   |
|-------------------------------|-----------|--------------|--------------------|-----------|--|-----------|---------|---|----------|---|-----------|---|
|                               |           |              |                    |           | For YCbCr 4:2:0 transport: <ul style="list-style-type: none"> <li>1 symbol per clock mode = pixel clock/2</li> <li>2 symbols per clock mode = pixel clock/4</li> <li>4 symbols per clock mode = pixel clock/8</li> </ul>             |           |         |   |          |   |           |   |
|                               | Clock     | N/A          | scdc_i2_clk        | Input     | Avalon-MM SCDC Management Interface clock input.   |           |         |   |          |   |           |   |
| Video Data Port               | Conduit   | vid_clk      | vid_data[N*48-1:0] | Output    | Video 48-bit pixel data output port.<br>In 2 symbols per clock (N=2) mode, this port produces two 48-bit pixels per clock.<br>In 4 symbols per clock (N=4) mode, this port produces four 48-bit pixels per clock.                    |           |         |   |          |   |           |   |
|                               | Conduit   | vid_clk      | vid_de[N-1:0]      | Output    | Video data enable output that indicates active picture region.   |           |         |   |          |   |           |   |
|                               | Conduit   | vid_clk      | vid_hsync[N-1:0]   | Output    | Video horizontal sync output.  |           |         |   |          |   |           |   |
|                               | Conduit   | vid_clk      | vid_vsync[N-1:0]   | Output    | Video vertical sync output.  |           |         |   |          |   |           |   |
|                               | Conduit   | vid_clk      | locked[2:0]        | Output    | Indicates that the HDMI sink core is locked to the TMDS signals.<br>Each bit represents a color channel.   |           |         |   |          |   |           |   |
|                               |           |              |                    |           | <table border="1"> <thead> <tr> <th>Bit-Field</th> <th>Channel</th> </tr> </thead> <tbody> <tr> <td>0</td> <td>Blue (0)</td> </tr> <tr> <td>1</td> <td>Green (1)</td> </tr> <tr> <td>2</td> <td>Red (2)</td> </tr> </tbody> </table> | Bit-Field | Channel | 0 | Blue (0) | 1 | Green (1) | 2 |
| Bit-Field                     | Channel   |              |                    |           |  |           |         |   |          |   |           |   |
| 0                             | Blue (0)  |              |                    |           |  |           |         |   |          |   |           |   |
| 1                             | Green (1) |              |                    |           |  |           |         |   |          |   |           |   |
| 2                             | Red (2)   |              |                    |           |  |           |         |   |          |   |           |   |
|                               | Conduit   | vid_clk      | vid_lock           | Output    | Asserted when the received video data is determined to be stable and repetitive.   |           |         |   |          |   |           |   |
| TMDS Data Port <sup>(3)</sup> | Conduit   | ls_clk[0]    | in_b[N*10-1:0]     | Input     | TMDS encoded blue channel (0) input.   |           |         |   |          |   |           |   |
|                               | Conduit   | ls_clk[1]    | in_g[N*10-1:0]     | Input     | TMDS encoded green channel (1) input.  |           |         |   |          |   |           |   |

*continued...*

<sup>(3)</sup> Connect to the transceiver data output if no oversampling is required. If oversampling is required, the port should connect to a DCFIFO and an oversampling user logic before connecting to a transceiver data output. Refer to [Sink Clock Tree](#) on page 50 for more information.



| Interface  | Port Type    | Clock Domain | Port                 | Direction | Description   |           |         |       |          |       |           |       |         |       |      |       |              |     |              |
|--|--------------|--------------|----------------------|-----------|---|-----------|---------|-------|----------|-------|-----------|-------|---------|-------|------|-------|--------------|-----|--------------|
|  | Conduit      | ls_clk[2]    | in_r[N*10-1:0]       | Input     | TMDS encoded red channel (2) input.   |           |         |       |          |       |           |       |         |       |      |       |              |     |              |
|  | Conduit      | ls_clk[2:0]  | in_lock[2:0]         | Input     | Ready signal from the transceiver reset controller that indicates the transceivers are locked. Each bit represents a color channel.   |           |         |       |          |       |           |       |         |       |      |       |              |     |              |
|  |              |              |                      |           | <table border="1"> <thead> <tr> <th>Bit-Field</th> <th>Channel</th> </tr> </thead> <tbody> <tr> <td>0</td> <td>Blue (0)</td> </tr> <tr> <td>1</td> <td>Green (1)</td> </tr> <tr> <td>2</td> <td>Red (2)</td> </tr> </tbody> </table>  | Bit-Field | Channel | 0     | Blue (0) | 1     | Green (1) | 2     | Red (2) |       |      |       |              |     |              |
|  | Bit-Field    | Channel      |                      |           |   |           |         |       |          |       |           |       |         |       |      |       |              |     |              |
|  | 0            | Blue (0)     |                      |           |   |           |         |       |          |       |           |       |         |       |      |       |              |     |              |
| 1  | Green (1)    |              |                      |           |   |           |         |       |          |       |           |       |         |       |      |       |              |     |              |
| 2  | Red (2)      |              |                      |           |   |           |         |       |          |       |           |       |         |       |      |       |              |     |              |
|  |              |              |                      |           |   |           |         |       |          |       |           |       |         |       |      |       |              |     |              |
|  |              |              |                      |           |   |           |         |       |          |       |           |       |         |       |      |       |              |     |              |
| Decoder Status Port                                | Conduit      | ls_clk[0]    | ctrl[N*6-1:0]        | Output    | DVI (mode = 0) status signals that overwrites the control and synchronization character in the green and red channels.  |           |         |       |          |       |           |       |         |       |      |       |              |     |              |
|  |              |              |                      |           | <table border="1"> <thead> <tr> <th>Bit-Field</th> <th>Name</th> </tr> </thead> <tbody> <tr> <td>N*6+5</td> <td>CTL3</td> </tr> <tr> <td>N*6+4</td> <td>CTL2</td> </tr> <tr> <td>N*6+3</td> <td>CTL1</td> </tr> <tr> <td>N*6+2</td> <td>CTL0</td> </tr> <tr> <td>N*6+1</td> <td>Reserved (0)</td> </tr> <tr> <td>N*6</td> <td>Reserved (0)</td> </tr> </tbody> </table> | Bit-Field | Name    | N*6+5 | CTL3     | N*6+4 | CTL2      | N*6+3 | CTL1    | N*6+2 | CTL0 | N*6+1 | Reserved (0) | N*6 | Reserved (0) |
|  |              |              |                      |           | Bit-Field   | Name      |         |       |          |       |           |       |         |       |      |       |              |     |              |
| N*6+5  | CTL3         |              |                      |           |   |           |         |       |          |       |           |       |         |       |      |       |              |     |              |
| N*6+4  | CTL2         |              |                      |           |   |           |         |       |          |       |           |       |         |       |      |       |              |     |              |
| N*6+3  | CTL1         |              |                      |           |   |           |         |       |          |       |           |       |         |       |      |       |              |     |              |
| N*6+2  | CTL0         |              |                      |           |   |           |         |       |          |       |           |       |         |       |      |       |              |     |              |
| N*6+1  | Reserved (0) |              |                      |           |   |           |         |       |          |       |           |       |         |       |      |       |              |     |              |
| N*6  | Reserved (0) |              |                      |           |   |           |         |       |          |       |           |       |         |       |      |       |              |     |              |
|  |              |              |                      |           |   |           |         |       |          |       |           |       |         |       |      |       |              |     |              |
|  | Conduit      | ls_clk[0]    | mode                 | Output    | Indicates the encoding mode of the incoming TMDS signals. <ul style="list-style-type: none"> <li>0: DVI</li> <li>1: HDMI</li> </ul>   |           |         |       |          |       |           |       |         |       |      |       |              |     |              |
| SCDC Control Port                                  | Conduit      | sdc_i2c_clk  | in_5v_power          | Input     | Detects the presence of 5V input voltage.   |           |         |       |          |       |           |       |         |       |      |       |              |     |              |
|  | Conduit      | sdc_i2c_clk  | in_hpd               | Input     | Detects the Hot Plug Detect (HPD) status.   |           |         |       |          |       |           |       |         |       |      |       |              |     |              |
|  | Conduit      | sdc_i2c_clk  | TMDS_Bit_clock_Ratio | Output    | Indicates if TMDS Bit Rate is greater than 3.4Gbps <ul style="list-style-type: none"> <li>0: (TMDS Bit Rate) / (TMDS Clock Rate) ratio is 10</li> <li>1: (TMDS Bit Rate) / (TMDS Clock Rate) ratio is 40</li> </ul>   |           |         |       |          |       |           |       |         |       |      |       |              |     |              |
| Avalon-MM SCDC Management Interface <sup>(4)</sup> | Avalon-MM    | sdc_i2c_clk  | sdc_i2c_addr[7:0]    | Input     | Address.  |           |         |       |          |       |           |       |         |       |      |       |              |     |              |

*continued...*





| Interface   | Port Type | Clock Domain | Port               | Direction | Description  |
|---|-----------|--------------|--------------------|-----------|--|
|   | Avalon-MM | sdc_i2c_clk  | sdc_i2c_r          | Input     | Assert to indicate a read transfer.  |
|   | Avalon-MM | sdc_i2c_clk  | sdc_i2c_rdata[7:0] | Output    | Data driven from the core in response to a read transfer.  |
|   | Avalon-MM | sdc_i2c_clk  | sdc_i2c_w          | Input     | Assert to indicate a write transfer.   |
|   | Avalon-MM | sdc_i2c_clk  | sdc_i2c_wdata[7:0] | Input     | Data for write transfers.  |
| Auxiliary Data Port (Applicable only when you enable <b>Support auxiliary</b> parameter)        | Conduit   | ls_clk[0]    | aux_valid          | Output    | Auxiliary data channel valid output to qualify the data.   |
|   | Conduit   | ls_clk[0]    | aux_data[71:0]     | Output    | Auxiliary data channel data output.<br>For information about the bit-fields, refer to <a href="#">Figure 24</a> on page 43.          |
|   | Conduit   | ls_clk[0]    | aux_sop            | Output    | Auxiliary data channel start-of-packet output to mark the beginning of a packet.   |
|   | Conduit   | ls_clk[0]    | aux_eop            | Output    | Auxiliary data channel end-of-packet output to mark the end of a packet.   |
|   | Conduit   | ls_clk[0]    | aux_error          | Output    | Asserted when there is auxiliary data channel CRC error.   |
| Auxiliary Status Port (Applicable only when you enable <b>Support auxiliary</b> parameter)      | Conduit   | ls_clk[0]    | gcp[5:0]           | Output    | General Control Packet output.<br>For information about the bit-fields, refer to <a href="#">Table 8</a> on page 22.                 |
|   | Conduit   | ls_clk[0]    | info_avi[111:0]    | Output    | Auxiliary Video Information InfoFrame output.<br>For information about the bit-fields, refer to <a href="#">Table 9</a> on page 23.  |
|   | Conduit   | ls_clk[0]    | info_vsi[60:0]     | Output    | Vendor Specific Information InfoFrame output.<br>For information about the bit-fields, refer to <a href="#">Table 10</a> on page 24. |
| Auxiliary Memory Interface (Applicable only when you enable <b>Support auxiliary</b> parameter) | Conduit   | ls_clk[0]    | aux_pkt_addr[6:0]  | Output    | Auxiliary packet memory buffer address output.   |
|   | Conduit   | ls_clk[0]    | aux_pkt_data[71:0] | Output    | Auxiliary packet memory buffer data output.  |

*continued...*

(4) Refer to *HDMI 2.0 Specification Section 10.4* for address and data bit mapping.



| Interface  | Port Type | Clock Domain        | Port                  | Direction   | Description  |  |
|--|-----------|---------------------|-----------------------|---|--|--|
|  | Conduit   | ls_clk[0]           | aux_pkt_wr            | Output  | Auxiliary packet memory buffer write strobe output.  |  |
| Audio Port<br>(Applicable only when you enable <b>Support auxiliary</b> and <b>Support audio</b> parameters) | Conduit   | ls_clk[0]           | audio_CTS[19:0]       | Output  | Audio CTS value output.  |  |
|  | Conduit   | ls_clk[0]           | audio_N[19:0]         | Output  | Audio N value output.  |  |
|  | Conduit   | ls_clk[0]           | audio_data[255:0]     | Output  | Audio data output.<br>For audio channel values, refer to <a href="#">Table 19</a> on page 35.  |  |
|  | Conduit   | ls_clk[0]           | audio_de              | Output  | Audio data valid output.   |  |
|  | Conduit   | ls_clk[0]           | audio_metadata[164:0] | Output  | Additional information related to 3D audio and MST audio.<br>For information about the bit-fields, refer to <a href="#">Table 13</a> on page 28, <a href="#">Table 14</a> on page 29, and <a href="#">Table 15</a> on page 29. |  |
|  | Conduit   | ls_clk[0]           | audio_format[4:0]     | Output  | Indicates 3D audio status and the audio format detected.   |  |
|  |           |                     |                       |   | Bit-Field  | Description  |
|  |           |                     |                       |   | 4  | The core asserts to indicate the first 8 channels of each 3D audio sample. |
|  |           |                     |                       | 3:0   | For information about the bit-fields, refer to <a href="#">Table 11</a> on page 25.  |  |
| Conduit  | ls_clk[0] | audio_info_ai[47:0] | Output                | Audio InfoFrame output bundle.<br>For information about the bit-fields, refer to <a href="#">Table 12</a> on page 27. |  |  |

### 5.3 Sink Clock Tree

The sink core uses various clocks.


The logic clocks the transceiver data into the core using the three CDR clocks: (rx\_clk[2:0]).

The TMDS and TERC4 decoding is done at the link-speed clock (ls\_clk). The sink then resamples the pixel data and presents the data at the output of the core at the video pixel clock (vid\_clk).

The pixel data clock depends on the video format used (within HDMI specification).

**Figure 26. Sink Clock Tree**

The figure shows how the different clocks connect in the sink core.



For HDMI sink, you must instantiate 3 receiver channels to receive TMS data.

The core uses a general purpose phase-locked loop (GPLL), that is referenced by the source Clock Channel, to generate the transceiver CDR reference clock (`rx_refclk`), link speed clock (`ls_clk`), and video clock (`vid_clk`) for the core.

- The TMDS data clocks into the core at `ls_clk[2:0]` with all channels driven by the same clock source (GPLL CLK1).
- The video data clocks out from the core at `vid_clk`.

`rx_refclk`, `ls_clk`, and `vid_clk` are derived based on the color depth, `TMDS_Bit_clock_Ratio`, user oversampling control bit information, and the detected Clock Channel frequency band.

If an application requires low TMDS Bit Rate (below the transceiver minimum data rate requirement), then the application needs a user logic consisting of a DCFIFO and oversampling logic.

- The oversampling logic extracts the data from the oversampled incoming data stream.
- When you enable the oversampling control bit, the DCFIFO gets the TMDS data between the transceiver and the oversampling logic.
- The DCFIFO synchronizes the TMDS data from the fastest transceiver output clock (`rx_clkout[2:0]`) to the `ls_clk` domain.

If an application does not require low TMDS Bit Rate, the Clock Channel drives the transceiver `rx_refclk` directly. You can also connect the transceiver output to the core with `ls_clk[2:0]` driven by `rx_clkout[2:0]`.

### Related Links

- [HDMI Hardware Demonstration for Arria V and Stratix V Devices](#) on page 55  
For more information about the transceiver usage and clocking scheme.



- [Intel FPGA HDMI Design Example User Guide for Intel Arria 10 Devices](#)  
For more information about the Intel Arria 10 design examples.



## 6 HDMI Parameters

Use the settings in the HDMI parameter editor to configure your design.

### 6.1 HDMI Source Parameters

**Table 26. HDMI Source Parameters**

| Parameter          | Value   | Description   |
|--------------------|---|---|
| Device family      | Intel Arria 10<br>Intel Cyclone 10 GX<br>Arria V<br>Stratix V | Targeted device family; matches the project device family.  |
| Direction          | Transmitter<br>Receiver                                       | Select HDMI transmitter.  |
| Symbols per clock  | 1, 2, or 4 symbols per clock                                  | Determines how many TMDS symbols and pixels are processed per clock. <ul style="list-style-type: none"> <li>Stratix V devices support 1 or 2 symbols per clock</li> <li>Arria V devices support 1, 2, or 4 symbols per clock</li> <li>Intel Arria 10 /Intel Cyclone 10 GX devices support only 2 symbols per clock</li> </ul> |
| Support auxiliary  | 0 = No AUX<br>1 = AUX   | Determines if auxiliary channel encoding is included. This parameter is turned on by default.   |
| Support deep color | 0 = No deep color<br>1 = Deep color                           | Determines if the core can encode deep color formats. This parameter is turned on by default.   |
| Support audio      | 0 = No audio<br>1 = Audio                                     | Determines if the core can encode audio data. To enable this parameter, you must also enable the <b>Support auxiliary</b> parameter. This parameter is turned on by default.  |

### 6.2 HDMI Sink Parameters


**Table 27. HDMI Sink Parameters**

| Parameter     | Value   | Description  |
|---------------|---|--|
| Device family | Intel Arria 10<br>Intel Cyclone 10 GX<br>Arria V<br>Stratix V | Targeted device family; matches the project device family. |
| Direction     | Transmitter<br>Receiver                                       | Select HDMI receiver.                                      |

*continued...*

Intel Corporation. All rights reserved. Intel, the Intel logo, Altera, Arria, Cyclone, Enpirion, MAX, Nios, Quartus and Stratix words and logos are trademarks of Intel Corporation or its subsidiaries in the U.S. and/or other countries. Intel warrants performance of its FPGA and semiconductor products to current specifications in accordance with Intel's standard warranty, but reserves the right to make changes to any products and services at any time without notice. Intel assumes no responsibility or liability arising out of the application or use of any information, product, or service described herein except as expressly agreed to in writing by Intel. Intel customers are advised to obtain the latest version of device specifications before relying on any published information and before placing orders for products or services.

\*Other names and brands may be claimed as the property of others.



| Parameter          | Value                               | Description  |
|--------------------|-------------------------------------|--|
| Symbols per clock  | 1, 2, or 4 symbols per clock        | Determines how many TMDS symbols and pixels are processed per clock. <ul style="list-style-type: none"> <li>Stratix V devices support 1 or 2 symbols per clock</li> <li>Arria V devices support 1, 2, or 4 symbols per clock</li> <li>Intel Arria 10 /Intel Cyclone 10 GX devices support only 2 symbols per clock</li> </ul>  |
| Support auxiliary  | 0 = No AUX<br>1 = AUX               | Determines if auxiliary channel encoding is included. This parameter is turned on by default.  |
| Support deep color | 0 = No deep color<br>1 = Deep color | Determines if the core can encode deep color formats. This parameter is turned on by default.  |
| Support audio      | 0 = No audio<br>1 = Audio           | Determines if the core can encode audio data. To enable this parameter, you must also enable the <b>Support auxiliary</b> parameter. This parameter is turned on by default.   |
| Manufacturer OUI   | —                                   | The Manufacturer Organizationally Unique Identifier (OUI) assigned to the manufactured device to be written into the SCDC registers of address 0xD0, 0xD1, and 0xD2.<br>Key in 3 byte hexadecimal data.  |
| Device ID String   | —                                   | The Device Identification (ID) string to be written into the SCDC registers from addresses 0xD3 to 0xDa.<br>Use this parameter to identify the sink device. You can key in up to eight ASCII characters. If you use less than eight characters, the unused bytes are set to 0x00.  |
| Hardware Revision  | —                                   | Indicates the major and minor revisions of the hardware. Key in one byte of integer data. <ul style="list-style-type: none"> <li>Upper byte represents major revision.</li> <li>Lower byte represents minor revision.</li> </ul> The hardware major revision increments on a major silicon or board revision. The hardware minor revision increments on a minor silicon revision or minor board revision and resets to 0 when the major revision increments. |



## 7 HDMI Hardware Demonstration for Arria V and Stratix V Devices

---

The High-Definition Multimedia Interface (HDMI) hardware demonstration helps you evaluate the functionality of the Intel FPGA HDMI IP core and provides a starting point for you to create your own design.

The demonstration runs on the following device kits:

- Arria V GX starter kit
- Stratix V GX development kit

*Note:* For Arria 10 design examples, refer to the *Intel FPGA HDMI Design Example User Guide for Intel Arria 10 Devices*.

### Related Links

- [Intel FPGA HDMI Design Example User Guide for Intel Arria 10 Devices](#)  
For more information about the Intel Arria 10 design examples.
- [AN 745: Design Guidelines for DisplayPort and HDMI Interfaces](#)

### 7.1 Hardware Demonstration Components

The demonstration designs instantiate the Video and Image Processing (VIP) Suite IP cores or FIFO buffers to perform a direct HDMI video stream passthrough between the HDMI sink and source.



The hardware demonstration design comprises the following components:


- HDMI sink
  - Transceiver Native PHY (RX)
  - Transceiver PHY Reset Controller (RX)
  - Altera PLL
  - Altera PLL Reconfiguration
  - Multirate Reconfiguration Controller (RX)
  - Oversampler (RX)
  - DCFIFO
- Sink Display Data Channel (DDC) and Status and Control Data Channel (SCDC)
- Transceiver Reconfiguration Controller
- VIP bypass and audio, auxiliary and infoframe buffers
- Platform Designer system
  - VIP passthrough for HDMI video stream
  - Source SCDC controller
  - HDMI source reconfiguration controller
- HDMI source
  - Transceiver Native PHY (TX)
  - Transceiver fPLL
  - Transceiver PHY Reset Controller (TX)
  - Altera PLL
  - Altera PLL Reconfiguration
  - Oversampler (TX)
  - DCFIFO
  - Clock Enable Generator





**Figure 27. HDMI Hardware Demonstration Block Diagram**

The figure below shows a high level architecture of the design.



The following details of the example design architecture correspond to the numbers in the block diagram.

1. The sink TMDS data has three channels: data channel 0 (blue), data channel 1 (green), and data channel 2 (red).
2. The Oversampler (RX) and dual-clock FIFO (DCFIFO) instances are duplicated for each TMDS data channel (0,1,2).
3. The video data input width for each color channel of the HDMI RX core is equivalent to RX transceiver PCS-PLD parallel data width per channel.
4. Each color channel is fixed at 16 bpc. The video data output width of the HDMI RX core is equivalent to the value of symbols per clock\*16\*3.
5. The video data input width of the Clocked Video Input (CVI) and Clocked Video Output (CVO) IP cores are equivalent to the value of NUMBER\_OF\_PIXELS\_IN\_PARALLEL \* BITS\_PER\_PIXEL\_PER\_COLOR\_PLANE \* NUMBER\_OF\_COLOR\_PLANES. To interface with the HDMI core, the values of NUMBER\_OF\_PIXELS\_IN\_PARALLEL, BITS\_PER\_PIXEL\_PER\_COLOR\_PLANE, and NUMBER\_OF\_COLOR\_PLANES must match the symbols per clock, 16 and 3 respectively.
6. The video data input width of the HDMI TX core is equivalent to the value of symbols per clock\*16\*3. You can use the user switch to select the video data from the CVO IP core (VIP passthrough) or DCFIFO (VIP bypass).
7. The video data output width for each color channel of the HDMI TX core is equivalent to TX transceiver PCS-PLD parallel data width per channel.
8. The DCFIFO and the Oversampler (TX) instances are duplicated for each TMDS data channel (0,1,2) and clock channel.
9. The Oversampler (TX) uses the clock enable signal to read data from the DCFIFO.
10. The source TMDS data has four channels: data channel 0 (blue), data channel 1 (green), data channel 2 (red), and clock channel.



11. The RX Multi-rate Reconfiguration Controller requires the status of `TMDS_Bit_Clock_Ratio` port to perform appropriate RX reconfiguration between the TMDS character rates below 340 Mcsc (HDMI 1.4b) and above 340 Mcsc (HDMI 2.0). The status of the port is also required by the Nios II processor and the HDMI TX core to perform appropriate TX reconfiguration and scrambling.
12. The reset control and lock status signals from HDMI PLL, RX Transceiver Reset Controller and HDMI RX core.
13. The reset and oversampling control signals for HDMI PLL, TX Transceiver Reset Controller, and HDMI TX core. The lock status and rate detection measure valid signals from the HDMI sink initiate the TX reconfiguration process.
14. The I<sup>2</sup>C SCL and SDA lines with tristate buffer for bidirectional configuration. Use the ALTIOBUF IP core for Arria V and Stratix V devices.
15. The SCDC is mainly designed for the source to update the `TMDS_Bit_Clock_Ratio` and `Scrambler_Enable` bits of the sink TMDS Configuration register. The HDMI RX core does not support SCDC read request feature for this release.

### 7.1.1 Transceiver Native PHY (RX)

- Transceiver Native PHY in Arria V devices
  - To operate the TMDS bit rate up to 3,400 Mbps, configure the Transceiver Native PHY at 20 bits at PCS – PLD interface with the HDMI RX core at 2 symbols per clock. When the PCS – PLD interface width is 20 bits, the minimum link rate is 611 Mbps.
  - To operate the TMDS bit rate up to 6,000 Mbps, configure the Transceiver Native PHY at 40 bits with the HDMI RX core at 4 symbols per clock. When the PCS – PLD interface width is 40 bits, the minimum link rate is 1,000 Mbps.
  - Oversampling is required for TMDS bit rate which is below the minimum link rate.
- Transceiver Native PHY in Stratix V devices
  - To operate the TMDS bit rate up to 6,000 Mbps, configure the Transceiver Native PHY at 20 bits at PCS – PLD interface with the HDMI RX core at 2 symbols per clock. When the PCS – PLD interface width is 20 bits, the minimum link rate is 611 Mbps.

**Table 28. Arria V and Stratix V Transceiver Native PHY (RX) Configuration Settings (6,000 Mbps)**

This table shows an example of Arria V and Stratix V Transceiver Native PHY (RX) configuration settings for TMDS bit rate of 6,000 Mbps.

| Parameters                       | Settings |
|----------------------------------|----------|
| <b>Datapath Options</b>          |          |
| Enable TX datapath               | Off      |
| Enable RX datapath               | On       |
| Enable Standard PCS              | On       |
| Initial PCS datapath selection   | Standard |
| Number of data channels          | 3        |
| Enable simplified data interface | On       |



| <b>RX PMA</b>   |                  |
|---|------------------|
| Data rate   | 6,000 Mbps       |
| Enable CDR dynamic reconfiguration                    | On               |
| Number of CDR reference clocks                        | 2 <sup>(5)</sup> |
| Selected CDR reference clock                          | 0 <sup>(5)</sup> |
| Selected CDR reference clock frequency                | 600 MHz          |
| PPM detector threshold                                | 1,000 PPM        |
| Enable rx_pma_clkout port                             | On               |
| Enable rx_is_lockedto data port                       | On               |
| Enable rx_is_lockedto ref port                        | On               |
| Enable rx_set_lockto data and rx_set_lockto ref ports | On               |

| <b>Standard PCS</b>              |   |
|----------------------------------|---|
| Standard PCS protocol            | Basic   |
| Standard PCS/PMA interface width | <ul style="list-style-type: none"> <li>• 10 (for 1 symbol per clock)</li> <li>• 20 (for 2 and 4 symbols per clock)</li> </ul>   |
| Enable RX byte deserializer      | <ul style="list-style-type: none"> <li>• Off (for 1 and 2 symbols per clock)</li> <li>• On (for 4 symbols per clock)</li> </ul> |

---

<sup>(5)</sup> The Bitech HDMI 2.0 HSMC daughter card routes the TMDS clock pin to the transceiver serial data pin. To use the TMDS clock to drive the HDMI PLL, the TMDS clock must also drive the transceiver dedicated reference clock pin. The number of CDR reference clocks is 2 with reference clock 1 (unused) driven by the TMDS clock and reference clock 0 driven by the HDMI PLL output clock. The selected CDR reference clock will be fixed at 0.



**Table 29. Arria V and Stratix V Transceiver Native PHY (RX) Common Interface Ports**

This table describes the Arria V and Stratix V Transceiver Native PHY (RX) common interface ports.

| Signals               | Direction | Description   |
|-----------------------|-----------|---|
| <b>Clocks</b>         |           |   |
| rx_cdr_refclk[1:0]    | Input     | Input reference clock for the RX CDR circuitry. <ul style="list-style-type: none"> <li>To support arbitrary wide data rate range from 250 Mbps to 6,000 Mbps, you need a generic core PLL to obtain a higher clock frequency from the TMDS clock. You need a higher clock frequency to create oversampled stream for data rates below the minimum transceiver data rate—for example, 611 Mbps or 1,000 Mbps).</li> <li>If the TMDS clock pin is routed to the transceiver dedicated reference clock pin, you only need to create one transceiver reference clock input. You can use the TMDS clock as reference clock for a generic core PLL to drive the transceiver.</li> <li>If you use Bitec HDMI 2.0 HSMC daughter card, the TMDS clock pin is routed to the transceiver serial data pin. In this case, to use the TMDS clock as a reference clock for a generic core PLL, the clock must also drive the transceiver dedicated reference clock. Connect bit 0 to the generic core PLL output and bit 1 to the TMDS clock and set the selected CDR reference clock at 0.</li> </ul> |
| rx_std_clkout[2:0]    | Output    | RX parallel clock output. <ul style="list-style-type: none"> <li>The CDR circuitry recovers the RX parallel clock from the RX data stream when the CDR is configured at lock-to-data mode.</li> <li>The RX parallel clock is a mirror of the CDR reference clock when the CDR is configured at lock-to-reference mode.</li> </ul>   |
| rx_std_coreclk[2:0]   | Input     | RX parallel clock that drives the read side of the RX phase compensation FIFO.<br>Connect to rx_std_clkout ports.   |
| rx_pma_clkout[2:0]    | Output    | RX parallel clock (recovered clock) output from PMA.<br>Leave unconnected.  |
| <b>Resets</b>         |           |   |
| rx_analogreset[2:0]   | Input     | Active-high, edge-sensitive, asynchronous reset signal. When asserted, resets the RX CDR circuit, deserializer. Connect to Transceiver PHY Reset Controller IP core.  |
| rx_digitalreset[2:0]  | Input     | Active-high, edge-sensitive, asynchronous reset signal. When asserted, resets the digital component of the RX data path. Connect to the Transceiver PHY Reset Controller IP core.   |
| <b>PMA Ports</b>      |           |   |
| rx_set_locktoref[2:0] | Input     | When asserted, programs the RX CDR to lock to reference mode manually. The lock to reference mode enables you to control the reset sequence using rx_set_locktoref and rx_set_locktodata.<br>The Multirate Reconfiguration Controller (RX) sets this port to 1 if oversampling mode is required. Otherwise, this port is set to 0.  |
| <i>continued...</i>   |           |   |



| PMA Ports               |        |  |
|-------------------------|--------|--|
|                         |        | Refer "Transceiver Reset Sequence" in Transceiver Reset Control in Arria V/Stratix V Devices for more information about manual control of the reset sequence.                              |
| rx_set_locktodata[2:0]  | Input  | Always driven to 0. When rx_set_locktoref is driven to 1, the CDR is configured to lock-to-reference mode. Otherwise, the CDR is configured to lock-to-data mode.                          |
| rx_is_lockedtoref[2:0]  | Output | When asserted, the CDR is locked to the incoming reference clock. Connect this port to rx_is_lockedtodata port of the Transceiver PHY Reset Controller IP core when rx_set_locktoref is 1. |
| rx_is_lockedtodata[2:0] | Output | When asserted, the CDR is locked to the incoming data. Connect this port to rx_is_lockedtodata port of Transceiver PHY Reset Controller IP core when rx_set_locktoref is 0.                |
| rx_serial_data[2:0]     | Input  | RX differential serial input data.   |

| PCS Ports                    |        |  |
|------------------------------|--------|--|
| unused_rx_parallel_data      | Output | Leave unconnected.   |
| rx_parallel_data[S*3*10-1:0] | Output | PCS RX parallel data.<br><i>Note: S=Symbols per clock.</i> |

| Calibration Status Port |        |  |
|-------------------------|--------|--|
| rx_cal_busy[2:0]        | Output | When asserted, indicates that the initial RX calibration is in progress. This port is also asserted if the reconfiguration controller is reset. Connect to the Transceiver PHY Reset Controller IP core. |

| Reconfiguration Ports     |        |  |
|---------------------------|--------|--|
| reconfig_to_xcvr[209:0]   | Input  | Reconfiguration signals from the Transceiver Reconfiguration Controller. |
| reconfig_from_xcvr[137:0] | Output | Reconfiguration signals to the Transceiver Reconfiguration Controller.   |

### 7.1.2 Altera PLL IP Cores

Use the Altera PLL IP core as the HDMI PLL to generate reference clock for RX or TX transceiver, link speed, and video clocks for the HDMI RX or TX IP core.

The HDMI PLL is referenced by the arbitrary TMDS clock. For HDMI source, you can reference the HDMI PLL by a separate clock source in the VIP passthrough design, which contains frame buffer. The HDMI PLL for TX has the same desired output frequencies as RX across symbols per clock and color depth.

- For TMDS bit rates ranging from 3,400 Mbps to 6,000 Mbps (HDMI 2.0), the TMDS clock rate is 1/40 of the TMDS bit rate. The HDMI PLL generates reference clock for RX/TX transceiver at 4 times the TMDS clock.
- For TMDS bit rates below 3,400 Mbps (HDMI 1.4b), the TMDS clock rate is 1/10 of the TMDS bit rate. The HDMI PLL generates reference clock for RX/TX transceiver at identical rate as the TMDS clock.



If the TMDS link operates at TMDS bit rates below the minimum RX/TX transceiver link rate, your design requires oversampling and a factor of 5 is chosen. The minimum link rate of the RX/TX transceiver vary across device families and symbols per clock. The HDMI PLL generates reference clock for RX/TX transceiver at 5 times the TMDS clock.

**Note:** Place the Altera PLL in the transmit path (pll\_hdmi\_tx) in the physical location next to the transceiver PLL.

**Table 30. HDMI PLL Desired Output Frequencies for 8-bpc Video**

This table shows an example of HDMI PLL desired output frequencies across various TMDS clock rates and symbols per clock for all supported device families using 8-bpc video.

| Device Family | Symbols Per Clock | Minimum Link Rate (Mbps) | TMDS Bit Rate (Mbps) | Oversampling (5x) Required | TMDS Clock Rate (MHz) | RX/TX Transceiver Refclk (MHz) | RX/TX Link Speed Clock (MHz) | RX/TX Video Clock (MHz) |
|---------------|-------------------|--------------------------|----------------------|----------------------------|-----------------------|--------------------------------|------------------------------|-------------------------|
| Arria V       | 2                 | 611                      | 270                  | Yes                        | 27                    | 135                            | 13.5                         | 13.5                    |
|               |                   |                          | 742.5                | No                         | 74.25                 | 74.25                          | 37.125                       | 37.125                  |
|               |                   |                          | 1,485                | No                         | 148.5                 | 148.5                          | 74.25                        | 74.25                   |
|               |                   |                          | 2,970                | No                         | 297                   | 297                            | 148.5                        | 148.5                   |
|               | 4                 | 1,000                    | 270                  | Yes                        | 27                    | 135                            | 6.75                         | 6.75                    |
|               |                   |                          | 742.5                | Yes                        | 74.25                 | 371.25                         | 18.5625                      | 18.5625                 |
|               |                   |                          | 1,485                | No                         | 148.5                 | 148.5                          | 37.125                       | 37.125                  |
|               |                   |                          | 5,940                | No                         | 148.5                 | 594                            | 148.5                        | 148.5                   |
| Stratix V     | 2                 | 611                      | 540                  | Yes                        | 54                    | 270                            | 27                           | 27                      |
|               |                   |                          | 1,620                | No                         | 162                   | 162                            | 81                           | 81                      |
|               |                   |                          | 5,934                | No                         | 296.7                 | 593.4                          | 296.7                        | 296.7                   |

The color depths greater than 8 bpc or 24 bpp are defined to be deep color. For a color depth of 8 bpc, the core carries the pixels at a rate of one pixel per TMDS clock. At deeper color depths, the TMDS clock runs faster than the source pixel clock to provide the extra bandwidth for the additional bits.

The TMDS clock rate is increased by the ratio of the pixel size to 8 bits:


- 8 bits mode—TMDS clock = 1.0 × pixel or video clock (1:1)
- 10 bits mode—TMDS clock = 1.25 × pixel or video clock (5:4)
- 12 bits mode—TMDS clock = 1.5 × pixel or video clock (3:2)
- 16 bits mode—TMDS clock = 2 × pixel or video clock (2:1)

**Table 31. HDMI PLL Desired Output Frequencies for Deep Color Video**

This table shows an example of HDMI PLL desired output frequencies across symbols per clock and color depths.

| Symbols Per Clock | Oversampling (5x) Required | Bits Per Component | TMDS Bit Rate (Mbps) | TMDS Clock Rate (MHz) | RX/TX Transceiver Refclk (MHz) | RX/TX Link Speed Clock (MHz) | RX/TX Video Clock (MHz) |
|-------------------|----------------------------|--------------------|----------------------|-----------------------|--------------------------------|------------------------------|-------------------------|
| 2                 | Yes                        | 8                  | 270                  | 27                    | 135                            | 13.5                         | 13.5                    |
|                   |                            | 10 <sup>(6)</sup>  | 337.5                | 33.75                 | 168.75                         | 16.875                       | 13.5                    |

*continued...*



| Symbols Per Clock | Oversampling (5x) Required | Bits Per Component | TMDS Bit Rate (Mbps) | TMDS Clock Rate (MHz) | RX/TX Transceiver Refclk (MHz) | RX/TX Link Speed Clock (MHz) | RX/TX Video Clock (MHz) |
|-------------------|----------------------------|--------------------|----------------------|-----------------------|--------------------------------|------------------------------|-------------------------|
|                   |                            | 12 <sup>(6)</sup>  | 405                  | 40.5                  | 202.5                          | 20.25                        | 13.5                    |
|                   |                            | 16 <sup>(6)</sup>  | 540                  | 54                    | 270                            | 27                           | 13.5                    |
| 4                 | No                         | 8                  | 1,485                | 148.5                 | 148.5                          | 37.125                       | 37.125                  |
|                   |                            | 10 <sup>(6)</sup>  | 1,856.25             | 185.625               | 185.625                        | 46.40625                     | 37.125                  |
|                   |                            | 12 <sup>(6)</sup>  | 2,227.5              | 222.75                | 222.75                         | 55.6875                      | 37.125                  |
|                   |                            | 16 <sup>(6)</sup>  | 2,970                | 297                   | 297                            | 74.25                        | 37.125                  |

The default frequency setting of the HDMI PLL is fixed at possible maximum value for each clock for appropriate timing analysis.

**Note:** This default combination is not valid for any HDMI resolution. The core will reconfigure to the appropriate settings upon power up.

### 7.1.3 Altera PLL Reconfig IP Core

The Altera PLL Reconfig IP core facilitates dynamic real-time reconfiguration of PLLs in Intel FPGAs.

Use the IP core to update the output clock frequency, PLL bandwidth in real-time, without reconfiguring the entire FPGA.

You can run this IP core at 100 MHz in Stratix V devices. In Arria V devices, you need to run at 75 MHz for timing closure. To simplify clocking in Arria V devices, the entire management clock domain is capped at 75 MHz.

### 7.1.4 Multirate Reconfig Controller (RX)

The Multirate Reconfig Controller implements rate detection circuitry with the HDMI PLL to drive the RX transceiver to operate at any arbitrary link rates ranging from 250 Mbps to 6,000 Mbps. Link rate of 6,000 Mbps is not the absolute maximum but the intention is to support HDMI 2.0 link rate.


The Multirate Reconfig Controller performs rate detection on the HDMI PLL arbitrary reference clock, which is also the TMDS clock, to determine the clock frequency band. Based on the detected clock frequency band, the circuitry dynamically reconfigures the HDMI PLL and transceiver settings to accommodate for the link rate change.

---

<sup>(6)</sup> For this release, deep color video is only demonstrated in VIP bypass mode. It is not available in VIP passthrough mode.

**Figure 28. Multirate Reconfiguration Sequence Flow**

This figure illustrates the multirate reconfiguration sequence flow of the controller when it receives input data stream and reference clock frequency, or when the transceiver is unlocked.



### 7.1.5 Oversampler (RX)

The Oversampler (RX) extracts data from the oversampled incoming data stream when the detected clock frequency band is below the transceiver minimum link rate.

The oversampling factor is fixed at 5 and you can program the data width to support different number of symbols. The supported data width is 20 bit for 2 symbols per clock and 40 bits for 4 symbols per clock. The extracted bit will be accompanied by data valid pulse which asserts every 5 clock cycles.





## 7.1.6 DCFIFO

The DCFIFO transfers data from the RX transceiver recovered clock domain to the RX link speed clock domain. The DCFIFO transfers data from the TX link speed clock domain to the TX transceiver parallel clock out domain.

- Sink
  - When the Multirate Reconfig Controller (RX) detects an incoming input stream that is below the transceiver minimum link rate, the DCFIFO accepts the data from the Oversampler with data valid pulse as write request asserted every 5 clock cycles.
  - Otherwise, it accepts data directly from the transceiver with write request asserted at all times.
- Source
  - When Nios II processor determines the outgoing data stream is below the TX transceiver minimum link rate, the TX transceiver accepts the data from the Oversampler (TX).
  - Otherwise, the TX transceiver reads data directly from the DCFIFO with read request asserted at all times.

## 7.1.7 Sink Display Data Channel (DDC) & Status and Control Data Channel (SCDC)

The HDMI source uses the DDC to determine the capabilities and characteristics of the sink by reading the Enhanced Extended Display Identification Data (E-EDID) data structure.

The E-EDID memory is stored using the RAM 1-Port IP core. A standard two-wire (clock and data) serial data bus protocol (I<sup>2</sup>C slave-only controller) is used to transfer CEA-861-D compliant E-EDID data structure.

The 8-bit I<sup>2</sup>C slave addresses for the E-EDID are 0xA0/0xA1. The LSB indicates the access type: 1 for read and 0 for write. When an HPD event occurs, the I<sup>2</sup>C slave responds to E-EDID data by reading from the RAM.

The I<sup>2</sup>C slave-only controller is also used to support SCDC for HDMI 2.0 operation. The 8-bit I<sup>2</sup>C slave addresses for the SCDC are 0xA8/0xA9. When an HPD event occurs, the I<sup>2</sup>C slave performs write/read transaction to/from SCDC interface of HDMI RX core. This I<sup>2</sup>C slave-only controller for SCDC is not required if HDMI 2.0 is not intended.

## 7.1.8 Transceiver Reconfiguration Controller

You can use the Transceiver Reconfiguration Controller IP core to change the device transceiver settings at any time.

You can selectively reconfigure any portion of the transceiver. The reconfiguration of each portion requires a read-modify-write operation (read first, then write). The read-modify-write operation modifies only the appropriate bits in a register and does not affect the other bits.



The Transceiver Reconfiguration Controller is only available and required in Arria V and Stratix V devices. Because the RX and TX transceivers share a single controller, the controller requires Platform Designer interconnects, such as Avalon-MM Master Translator and Avalon-MM Slave Translator, in the Platform Designer system.

- The Avalon-MM Master Translator provides an interface between this controller and the RX Multirate Reconfig Controller.
- The Avalon-MM Slave Translator arbitrates the RX and TX reconfiguration event for this controller.

### 7.1.9 VIP Bypass and Audio, Auxiliary and InfoFrame Buffers

The video data output and synchronization signals from HDMI RX core is looped through a DCFIFO across RX and TX video clock domains. The General Control Packet (GCP), InfoFrames (AVI, VSI, and AI), auxiliary data and audio data are looped through DCFIFOs across RX and TX link speed clock domains.

The auxiliary data port of the HDMI TX core controls the auxiliary data that flow through DCFIFO through backpressure. The backpressure ensures there is no incomplete auxiliary packet on the auxiliary data port. This block also performs external filtering on the audio data and audio clock regeneration packet from the auxiliary data stream before sending to the HDMI TX core auxiliary data port.

### 7.1.10 Transceiver Native PHY (TX)

The Arria V and Stratix V Transceiver Native PHY (TX) configuration settings are typically the same as RX.

**Table 32. Arria V and Stratix V Transceiver Native PHY (TX) Configuration Settings (6,000 Mbps)**

This table shows an example of Arria V and Stratix V Transceiver Native PHY (TX) configuration settings for TMDS bit rate of 6,000 Mbps.

| Parameters                            | Settings   |
|---------------------------------------|------------|
| <b>Datapath Options</b>               |            |
| Enable TX datapath                    | On         |
| Enable RX datapath                    | Off        |
| Enable Standard PCS                   | On         |
| Initial PCS datapath selection        | Standard   |
| Number of data channels               | 4          |
| Bonding mode                          | xN         |
| Enable simplified data interface      | On         |
| <b>TX PMA</b>                         |            |
| Data rate                             | 6,000 Mbps |
| TX local clock division factor        | 1          |
| Enable TX PLL dynamic reconfiguration | On         |
| Use external TX PLL                   | Off        |
| <i>continued...</i>                   |            |



| TX PMA                            |         |
|-----------------------------------|---------|
| Number of TX PLLs                 | 1       |
| Main TX PLL logical index         | 0       |
| Number of TX PLL reference clocks | 1       |
| PLL type                          | CMU     |
| Reference clock frequency         | 600 MHz |
| Selected reference clock source   | 0       |
| Selected clock network            | xN      |

| Standard PCS                     |   |
|----------------------------------|---|
| Standard PCS protocol            | Basic   |
| Standard PCS/PMA interface width | <ul style="list-style-type: none"> <li>• 10 (for 1 symbol per clock)</li> <li>• 20 (for 2 and 4 symbols per clock)</li> </ul>   |
| Enable TX byte serializer        | <ul style="list-style-type: none"> <li>• Off (for 1 and 2 symbols per clock)</li> <li>• On (for 4 symbols per clock)</li> </ul> |

**Table 33. Arria V and Stratix V Transceiver Native PHY (TX) Common Interface Ports**

This table describes the Arria V and Stratix V Transceiver Native PHY (TX) common interface ports.

| Signals                | Direction | Description   |
|------------------------|-----------|---|
| <b>Clocks</b>          |           |   |
| tx_pll_refclk          | Input     | The reference clock input to the TX PLL.  |
| tx_std_clkout[3:0]     | Output    | TX parallel clock output.   |
| tx_std_coreclkkin[3:0] | Input     | TX parallel clock that drives the write side of the TX phase compensation FIFO.<br>Connect to tx_std_clkout[0] ports. |
| <b>Resets</b>          |           |   |
| tx_analogreset[3:0]    | Input     | When asserted, resets all the blocks in TX PMA.<br>Connect to Transceiver PHY Reset Controller (TX) IP core.          |
| tx_digitalreset[3:0]   | Input     | When asserted, resets all the blocks in TX PCS.<br>Connect to the Transceiver PHY Reset Controller (TX) IP core.      |
| <b>TX PLL</b>          |           |   |
| pll_powerdown          | Input     | When asserted, resets the TX PLL.<br>Connect to the Transceiver PHY Reset Controller (TX) IP core.                    |
| pll_locked             | Output    | When asserted, indicates that the TX PLL is locked.<br>Connect to the Transceiver PHY Reset Controller (TX) IP core.  |



| PCS Ports                    |       |  |
|------------------------------|-------|--|
| unused_tx_parallel_data      | Input | Leave unconnected.   |
| tx_parallel_data[S*4*10-1:0] | Input | PCS TX parallel data.<br><i>Note:</i> S=Symbols per clock. |

| PMA Port            |        |                                     |
|---------------------|--------|-------------------------------------|
| tx_serial_data[3:0] | Output | TX differential serial output data. |

| Calibration Status Port |        |   |
|-------------------------|--------|---|
| tx_cal_busy[3:0]        | Output | When asserted, indicates that the initial TX calibration is in progress. This port is also asserted if the reconfiguration controller is reset. Connect to the Transceiver PHY Reset Controller (TX) IP core. |

| Reconfiguration Ports     |        |  |
|---------------------------|--------|--|
| reconfig_to_xcvr[349:0]   | Input  | Reconfiguration signals from the Transceiver Reconfiguration Controller. |
| reconfig_from_xcvr[229:0] | Output | Reconfiguration signals to the Transceiver Reconfiguration Controller.   |

### 7.1.11 Transceiver PHY Reset Controller

The Transceiver PHY Reset Controller IP core ensures a reliable initialization of the RX and TX transceivers.

The reset controller has separate reset controls per channel to handle synchronization of reset inputs, lagging of PLL locked status, and automatic or manual reset recovery mode.

### 7.1.12 Oversampler (TX)

The Oversampler (TX) transmits data by repeating each bit of the input word a given number of times and constructs the output words.

The oversampling factor is fixed at 5. The Oversampler (TX) assumes that the input word is only valid every 5 clock cycles. This block enables when the outgoing data stream is determined to be below the TX transceiver minimum link rate by reading once from the DCFIFO every 5 clock cycles.


### 7.1.13 Clock Enable Generator

The Clock Enable Generator is a logic that generates a clock enable pulse.

This clock enable pulse asserts every 5 clock cycles and serves as a read request signal to clock the data out from DCFIFO.

### 7.1.14 Platform Designer System

The Platform Designer system consists of the VIP passthrough for HDMI video stream, source SDC controller, and source reconfiguration controller blocks.



### 7.1.14.1 VIP Passthrough for HDMI Video Stream

For certain example designs, you can loop the video data output and synchronization signals from HDMI RX core through the VIP data path.

The Clocked Video Input II (CVI II) IP core converts clocked video formats to Avalon-ST video by stripping incoming clocked video of horizontal and vertical blanking, leaving only active picture data.

- The IP core provides clock crossing capabilities to allow video formats running at different frequencies to enter the system.
- The IP core also detects the format of the incoming clocked video and provides this information in a set of registers.
- The Nios II processor uses this information to reconfigure the video frame mode registers of the CVO IP core in the VIP passthrough design.

The Video Frame Buffer II IP core buffers video frames into external RAM.

- The IP core supports double and triple buffering with a range of options for frame dropping and repeating.
- You can use the buffering options to solve throughput issues in the data path and perform simple frame rate conversion.

In a VIP passthrough design, you can reference the HDMI source PLL and sink PLL using separate clock sources. However, in a VIP bypass design, you must reference the HDMI source PLL and sink PLL using the same clock source.

The Clocked Video Output II (CVO II) IP core converts data from the flow-controlled Avalon-ST video protocol to clocked video.

- The IP core provides clock crossing capabilities to allow video formats running at different frequencies to be created from the system.
- It formats the Avalon-ST video into clocked video by inserting horizontal and vertical blanking and generating horizontal and vertical synchronization information using the Avalon-ST video control and active picture packets.
- The video frame is described using the mode registers that are accessed through the Avalon-MM control port.

**Table 34. Difference between VIP Passthrough Design and VIP Bypass Design**

| VIP Passthrough Design   | VIP Bypass Design  |
|--|--|
| <ul style="list-style-type: none"> <li>• Can reference the HDMI source PLL and sink PLL using separate clock sources</li> <li>• Demonstrates only certain video formats—640×480p60, 720×480p60, 1280×720p60, 1920×1080p60, and 3840×2160p24</li> </ul> | <ul style="list-style-type: none"> <li>• Must reference the HDMI source PLL and sink PLL using the same clock source</li> <li>• Demonstrates all video formats.</li> </ul> |

**Table 35. VIP Passthrough and VIP Bypass Options for the Supported Devices**

| Device Family | Symbols Per Clock | HDMI Specification Support | Bitec HDMI 2.0 Daughter Card | Directory   | VIP Passthrough | VIP Bypass |
|---------------|-------------------|----------------------------|------------------------------|-------------|-----------------|------------|
| Arria V       | 2                 | 1.4b                       | HSMC (Rev8)                  | av_sk       | Supported       | Supported  |
| Arria V       | 4                 | 2.0                        | HSMC (Rev8)                  | av_sk_hdmi2 | Not supported   | Supported  |
| Stratix V     | 2                 | 2.0                        | HSMC (Rev8)                  | sv_hdmi2    | Not supported   | Supported  |



### 7.1.14.2 Source SCDC Controller

The source SCDC Controller contains the I<sup>2</sup>C master controller. The I<sup>2</sup>C master controller transfers the SCDC data structure from the FPGA source to the external sink for HDMI 2.0 operation.

For example, if the outgoing data stream is 6,000 Mbps, the Nios II processor commands the I<sup>2</sup>C master controller to update the `TMDS_Bit_Clock_Ratio` and `Scrambler_Enable` bits of the sink TMDS configuration register to 1. The same I<sup>2</sup>C master can also transfer the DDC data structure (E-EDID) between the HDMI source and external sink.

### 7.1.14.3 Source Reconfiguration Controller


The Nios II CPU acts as the multirate reconfiguration controller for the HDMI source.

The CPU relies on the periodic rate detection from the Multirate Reconfig Controller (RX) to determine if TX requires reconfiguration. The Avalon-MM slave translator provides the interface between the Nios II processor Avalon-MM master interface and the Avalon-MM slave interfaces of the externally instantiated HDMI source's Altera PLL Reconfig IP core and Transceiver Native PHY (TX).



**Figure 29. Nios II Software Flow**

The reconfiguration sequence flow for TX is the same as RX, except that the PLL and transceiver reconfiguration, and the reset sequence is performed sequentially. The figure illustrates the Nios II software flow that involves the controls for CVO, I<sup>2</sup>C master and HDMI source.



## 7.2 HDMI Hardware Demonstration Requirements

The HDMI demonstration requires an Intel FPGA board and supporting hardware.

- Intel FPGA board
- Bitec HDMI 2.0 daughter card
- Standard HDMI source—for example, PC with a graphic card and HDMI output
- Standard HDMI sink—for example, monitor with HDMI input
- 2 HDMI cables
  - A cable to connect the graphics card to the Bitec daughter card RX connector.
  - A cable to connect the Bitec daughter card TX connector to the monitor.

**Table 36. Intel FPGA Boards and Bitec HDMI 2.0 Daughter Cards Supported for the Demonstration**

| Example Design        | Intel FPGA Board                  | Bitec HDMI 2.0 Daughter Card |
|-----------------------|-----------------------------------|------------------------------|
| Arria V (av_sk)       | Arria V GX FPGA Starter Kit       | HSMC (Rev8)                  |
| Arria V (av_sk_hdmi2) | Arria V GX FPGA Starter Kit       | HSMC (Rev8)                  |
| Stratix V (sv_hdmi2)  | Stratix V GX FPGA Development Kit | HSMC (Rev8)                  |

**Related Links**

- [Arria V GX Starter Kit User Guide](#)
- [Stratix V GX FPGA Development Kit User Guide](#)

## 7.3 Demonstration Walkthrough

Setting up and running the HDMI hardware demonstration consists of four stages.

You can use the Intel-provided scripts to automate these stages.

1. Set up the hardware.
2. Copy the design files to your working directory.
3. Build and compile the design.
4. View the results.

### 7.3.1 Set Up the Hardware

The first stage of the demonstration is to set up the hardware.

To set up the hardware for the demonstration:

1. Connect the Bitec HDMI 2.0 daughter card to the FPGA development board.
2. Connect the FPGA board to your PC using a USB cable.

*Note:* The Arria V GX FPGA Starter Kit and Stratix V GX FPGA Development Kit have an On-Board Intel FPGA Download Cable II connector. If your version of the board does not have this connector, you can use an external Intel FPGA Download Cable cable.

3. Connect an HDMI cable from the HDMI RX connector on the Bitec HDMI 2.0 daughter card to a standard HDMI source, in this case a PC with a graphic card and HDMI output.
4. Connect another HDMI cable from the HDMI TX connector on the Bitec HDMI 2.0 daughter card to a standard HDMI sink, in this case a monitor with HDMI input.

### 7.3.2 Copy the Design Files

After you set up the hardware, you copy the design files. Copy the hardware demonstration files from one of the following paths to your working directory:





- Arria V
  - 2 symbols per clock (HDMI 1.4b) demonstration: <IP root directory>/altera\_hdmi/hw\_demo/av\_sk
  - 4 symbols per clock (HDMI 2.0) demonstration: <IP root directory>/altera\_hdmi/hw\_demo/av\_sk\_hdmi2
- Stratix V
  - 2 symbols per clock (HDMI 2.0) demonstration: <IP root directory>/altera\_hdmi/hw\_demo/sv\_hdmi2

### 7.3.3 Build and Compile the Design

After you copy the design files, you can build the design.

You can use the provided Tcl script to build and compile the FPGA design.

1. Open a Nios II Command Shell.
2. Change the directory to your working directory.
3. Type the command and enter `source runall.tcl`.  
This script executes the following commands:
  - Generate IP catalog files
  - Generate the Platform Designer system
  - Create a Intel Quartus Prime project
  - Create a software work space and build the software
  - Compile the Intel Quartus Prime project
  - Run Analysis & Synthesis to generate a post-map netlist for DDR assignments  
—for VIP passthrough design only
  - Perform a full compilation

*Note:* If you are a Linux user, you will get a message `cygpath: command not found`. You can safely ignore this message; the script will proceed to generate the next commands.

### 7.3.4 View the Results

At the end of the demonstration, you will be able to view the results on the on the standard HDMI sink (monitor).

To view the results of the demonstration, follow these steps:

1. Power up the Intel FPGA board.
2. Type the following command on the Nios II Command Shell to download the Software Object File (`.sof`) to the FPGA.  

```
nios2-configure-sof output_files/<Quartus project name>.sof
```
3. Power up the standard HDMI source and sink (if you haven't done so).  
The design displays the output of your video source (PC).



*Note:* If the output does not appear, press `cpu_rese` to reinitialize the system or perform HPD by unplugging the cable from the standard source and plug it back again.

- Open the graphic card control utility (if you are using a PC as source). Using the control panel, you can switch between various video resolutions.

The `av_hdmi2` and `sv_hdmi2` demonstration designs allow any video resolutions up to 4Kp60. The `av_sk` design allows `640x480p60`, `720x480p60`, `1280x720p60`, `1920x1080p60`, and `3840x2160p24` when you select the VIP passthrough mode (`user_dipsw[0] = 0`). If you select the VIP bypass mode (`user_dipsw[0] = 1`), the design allows any video resolutions up to 4Kp60.

### 7.3.4.1 Push Buttons, DIP Switches and LED Functions

Use the push buttons, DIP switches, and LED functions on the board to control your demonstration.

**Table 37. Push Buttons, DIP Switches and LEDs Functions**

| Push Button/<br>DIP Switch/LED | Pins              |          | Functions  |
|--------------------------------|-------------------|----------|--|
|                                | av_sk/av_sk_hdmi2 | sv_hdmi2 |  |
| <code>cpu_rese</code>          | D5                | AM34     | Press once to perform system reset.  |
| <code>user_pb[0]</code>        | A14               | A7       | Press once to turn on and turn off HPD signal to the standard HDMI source.   |
| <code>user_pb[1]</code>        | B15               | B7       | Press and hold to instruct the TX to send DVI encoded signal and release to send HDMI encoded signal.  |
| <code>user_pb[2]</code>        | B14               | C7       | Press and hold to instruct the TX to stop sending InfoFrames and release to resume sending.  |
| <code>user_dipsw[0]</code>     | D15               | Unused   | Only used in <code>av_sk</code> design which demonstrates the VIP passthrough feature. <ul style="list-style-type: none"> <li>0: VIP passthrough</li> <li>1: VIP bypass</li> </ul>   |
| <code>user_led[0]</code>       | F17               | J11      | RX HDMI PLL lock status. <ul style="list-style-type: none"> <li>0: Unlocked</li> <li>1: Locked</li> </ul>  |
| <code>user_led[1]</code>       | G15               | U10      | RX transceiver ready status. <ul style="list-style-type: none"> <li>0: Not ready</li> <li>1: Ready</li> </ul>  |
| <code>user_led[2]</code>       | G16               | U9       | RX HDMI core lock status <ul style="list-style-type: none"> <li>0: At least 1 channel unlocked</li> <li>1: All 3 channels locked</li> </ul>  |
| <code>user_led[3]</code>       | G17               | AU24     | RX oversampling status. <ul style="list-style-type: none"> <li>0: Non-oversampled (more than 611 Mbps for <code>av_sk</code> and <code>sv_hdmi2</code>, more than 1,000 Mbps for <code>av_sk_hdmi2</code>)</li> <li>1: Oversampled (less than 611 Mbps for <code>av_sk</code> and <code>sv_hdmi2</code>, less than 1,000 Mbps for <code>av_sk_hdmi2</code>)</li> </ul> |
| <code>user_led[4]</code>       | D16               | AF28     | TX HDMI PLL lock status.   |

*continued...*



| Push Button/<br>DIP Switch/LED | Pins              |          | Functions  |
|--------------------------------|-------------------|----------|--|
|                                | av_sk/av_sk_hdmi2 | sv_hdmi2 |  |
|                                |                   |          | <ul style="list-style-type: none"> <li>0: Unlocked</li> <li>1: Locked</li> </ul>   |
| user_led[5]                    | C13               | AE29     | TX transceiver ready status. <ul style="list-style-type: none"> <li>0: Not ready</li> <li>1: Ready</li> </ul>  |
| user_led[6]                    | C14               | AR7      | TX transceiver PLL lock status. <ul style="list-style-type: none"> <li>0: Unlocked</li> <li>1: Locked</li> </ul>   |
| user_led[7]                    | C16               | AV10     | TX oversampling status. <ul style="list-style-type: none"> <li>0: Non-oversampled (more than 611 Mbps for av_sk and sv_hdmi2, more than 1,000 Mbps for av_sk_hdmi2)</li> <li>1: Oversampled (less than 611 Mbps for av_sk and sv_hdmi2, less than 1,000 Mbps for av_sk_hdmi2)</li> </ul> |



## 8 HDMI Simulation Example


---

The HDMI simulation example evaluates the functionality of the Intel FPGA HDMI IP core and provides a starting point for you to create your own simulation.

This simulation example targets the ModelSim - Intel FPGA Starter Edition simulator. The simulation covers the following core features:

- IEC-60958 audio format
- Standard H/V/DE/RGB input video format
- Support for 4 symbols per clock
- Support for HDMI 2.0 scrambled operation

Figure 30. HDMI Testbench



The Test Pattern Generator (TPG) provides the video stimulus. The IP core stimulates the HDMI TX core using an audio packet generator and aux packet generator. The output from the HDMI TX core drives the HDMI RX core.

The IP core requires a memory-mapped master stimulus to operate the testbench for HDMI 2.0 scrambling. This stimulus implements the activity normally seen across the I<sup>2</sup>C DDC channel. At this point, the IP core asserts the scramble enable bit in the SCDC registers.

The testbench implements CRC checking on the input and output video. The testbench checks the CRC value of the transmitted data against the CRC calculated in the received video data. The testbench performs the checking after detecting 4 stable V-SYNC signals from the receiver.

The aux sample generator generates a fixed data to be transmitted from the transmitter. On the receiver side, the generator compares whether the expected aux data is received and decoded correctly.

The audio sample generator generates an incrementing test data pattern to be transmitted through the audio channel. On the receiver side, the audio data checker checks and compares whether the incrementing test data pattern is received and decoded correctly.

## 8.1 Simulation Walkthrough

Setting up and running the HDMI simulation example consists of two steps.

**Note:** This simulation flow applies only to Intel Quartus Prime Standard Edition. For Intel Quartus Prime Pro Edition flow, refer to the *Intel FPGA HDMI Design Example User Guide for Intel Arria 10 Devices*.

1. Copy the simulation files from `<IP root directory>/altera/altera_hdmi/sim_example` to your working directory.
2. Generate the IP simulation files and scripts, compile, and simulate.
  - a. Start the Nios II Command Shell.
  - b. Type the command below and enter.



sh runall.sh

This script executes the following commands:

| Command  |  |
|--|--|
| Generate the simulation files for the HDMI cores.  | <ul style="list-style-type: none"> <li>• ip-generate --project-directory=./ --component-file=./hdmi_rx_single.qsys --output-directory=./hdmi_rx_single/sim/ --file-set=SIM_VERILOG --report-file=sopcinfo:./hdmi_rx_single.sopcinfo --report-file=html:./hdmi_rx_single.html --report-file=spd:./hdmi_rx_single/sim/hdmi_rx_single.spd --report-file=qip:./hdmi_rx_single/sim/hdmi_rx_single.qip</li> <li>• ip-generate --project-directory=./ --component-file=./hdmi_rx_double.qsys --output-directory=./hdmi_rx_double/sim/ --file-set=SIM_VERILOG --report-file=sopcinfo:./hdmi_rx_double.sopcinfo --report-file=html:./hdmi_rx_double.html --report-file=spd:./hdmi_rx_double/sim/hdmi_rx_double.spd --report-file=qip:./hdmi_rx_double/sim/hdmi_rx_double.qip</li> <li>• ip-generate --project-directory=./ --component-file=./hdmi_tx_single.qsys --output-directory=./hdmi_tx_single/sim/ --file-set=SIM_VERILOG --report-file=sopcinfo:./hdmi_tx_single.sopcinfo --report-file=html:./hdmi_tx_single.html --report-file=spd:./hdmi_tx_single/sim/hdmi_tx_single.spd --report-file=qip:./hdmi_tx_single/sim/hdmi_tx_single.qip</li> <li>• ip-generate --project-directory=./ --component-file=./hdmi_tx_double.qsys --output-directory=./hdmi_tx_double/sim/ --file-set=SIM_VERILOG --report-file=sopcinfo:./hdmi_tx_double.sopcinfo --report-file=html:./hdmi_tx_double.html --report-file=spd:./hdmi_tx_double/sim/hdmi_tx_double.spd --report-file=qip:./hdmi_tx_double/sim/hdmi_tx_double.qip</li> </ul> |
| Merge the four resulting msim_setup.tcl scripts to create a single mentor/msim_setup.tcl script. | <pre>ip-make-simscript --spd=./hdmi_tx_single/sim/hdmi_tx_single.spd --spd=./hdmi_tx_double/sim/hdmi_tx_double.spd --spd=./hdmi_rx_single/sim/hdmi_rx_single.spd --spd=./hdmi_rx_double/sim/hdmi_rx_double.spd</pre>   |
| Compile and simulate the design in the ModelSim software.  | <pre>vsim -c -do msim_hdmi.tcl</pre>   |
| Generate the simulation files for the HDMI cores.  |  |
| Merge the resulting msim_setup.tcl scripts to create a single mentor/msim_setup.tcl script.      |  |
| Compile and simulate the design in the ModelSim software.  |  |

Example successful result:

```
# SYMBOLS_PER_CLOCK = 4
# VIC = 0
# AUDIO_CLK_DIVIDE = 800
# TEST_HDMI_6G = 1
# Simulation pass
# ** Note: $finish : bitec_hdmi_tb.v (647)
```

## 8 HDMI Simulation Example

UG-HDMI | 2017.11.06



```
Time: 15702552 ns Iteration: 3 Instance: /bitec_hdmi_tb  
# End time: 14:39:02 on Feb 04,2016, Elapsed time: 0:03:17  
# Errors: 0, Warnings: 134
```



## A Intel FPGA HDMI IP Core User Guide Archives

---

If an IP core version is not listed, the user guide for the previous IP core version applies.

| IP Core Version | User Guide                              |
|-----------------|---|
| 17.0            | <a href="#">HDMI IP Core User Guide</a> |
| 16.1            | <a href="#">HDMI IP Core User Guide</a> |
| 16.0            | <a href="#">HDMI IP Core User Guide</a> |
| 15.1            | <a href="#">HDMI IP Core User Guide</a> |
| 15.0            | <a href="#">HDMI IP Core User Guide</a> |
| 14.1            | <a href="#">HDMI IP Core User Guide</a> |

---

Intel Corporation. All rights reserved. Intel, the Intel logo, Altera, Arria, Cyclone, Enpirion, MAX, Nios, Quartus and Stratix words and logos are trademarks of Intel Corporation or its subsidiaries in the U.S. and/or other countries. Intel warrants performance of its FPGA and semiconductor products to current specifications in accordance with Intel's standard warranty, but reserves the right to make changes to any products and services at any time without notice. Intel assumes no responsibility or liability arising out of the application or use of any information, product, or service described herein except as expressly agreed to in writing by Intel. Intel customers are advised to obtain the latest version of device specifications before relying on any published information and before placing orders for products or services.

\*Other names and brands may be claimed as the property of others.

ISO  
9001:2008  
Registered





## B Document Revision History for Intel FPGA HDMI User Guide

| Date                | Version    | Changes  |
|---------------------|------------|--|
| November 2017       | 2017.11.06 | <ul style="list-style-type: none"> <li>• Added advance support for Intel Cyclone 10 GX devices.</li> <li>• Added resource utilization data for Intel Cyclone 10 GX devices.</li> <li>• Changed <i>bits per color (bpc)</i> to <i>bits per component (bpc)</i> as stated in the <i>HDMI Specification 2.0</i>.</li> <li>• Renamed HDMI IP core to Intel FPGA HDMI as per Intel rebranding.</li> <li>• Changed the term Qsys to Platform Designer.</li> <li>• Reorganized and updated the <i>Source Functional Description</i> and <i>Source Functional Description</i> sections for better understanding.</li> <li>• Added description for the following new bit-fields:               <ul style="list-style-type: none"> <li>— Audio InfoFrame Bundle Bit-fields</li> <li>— Audio Metadata Bundle Bit-Fields for Packet Header and Control</li> <li>— Audio Metadata Bundle Bit-Fields for Packet Content When 3D_AUDIO = 1</li> <li>— Audio Metadata Bundle Bit-Fields for Packet Content When 3D_AUDIO = 0</li> </ul> </li> <li>• Added support for up to 32 audio channels.</li> <li>• Added support for up to 1,536 kHz audio sample frequency.</li> <li>• Updated the <i>3D Audio Format</i> section and the description for <code>audio_clk</code> that for audio channels greater than 8, do not drive <code>audio_clk</code> at actual audio sample clock. Instead drive <code>audio_clk</code> with <code>ls_clk</code> and qualify <code>audio_data</code> with <code>audio_de</code></li> <li>• Updated the <i>Intel FPGA HDMI Source Clock Tree</i> and <i>Intel FPGA HDMI Sink Clock Tree</i> sections.</li> <li>• Updated the <i>Intel FPGA HDMI Source Parameter</i> and <i>Intel FPGA HDMI Sink Parameter</i> sections.</li> <li>• Updated the <i>Intel FPGA HDMI Source Interfaces</i> and <i>Intel FPGA HDMI Sink Interfaces</i> sections.</li> <li>• Updated the description for the <b>Support for deep color</b> parameter. The parameter is now turned on by default.</li> <li>• Edited the Intel FPGA HDMI testbench block diagram. Removed 4 symbols/clock to avoid confusion.</li> <li>• Added a note in the <i>Intel FPGA HDMI Hardware Demonstration</i> section that the demonstration is only applicable for Arria V and Stratix V devices. For Intel Arria 10 devices, refer to the <i>Intel FPGA HDMI Design Example User Guide for Intel Arria 10 Devices</i>.</li> <li>• Added a note in the <i>Simulation Walkthrough</i> section that the walkthrough is only applicable for Intel Quartus Prime Standard Edition. For Intel Quartus Prime Pro Edition, refer to the <i>Intel FPGA HDMI Design Example User Guide for Intel Arria 10 Devices</i>.</li> <li>• Moved information about the Intel FPGA HDMI design example parameters to the <i>Intel FPGA HDMI Design Example User Guide for Intel Arria 10 Devices</i>.</li> </ul> |
| May 2017            | 2017.05.08 | <ul style="list-style-type: none"> <li>• Rebranded as Intel.</li> <li>• Added recommended speed grades for Intel Arria 10 devices.</li> </ul>  |
| <b>continued...</b> |            |  |

Intel Corporation. All rights reserved. Intel, the Intel logo, Altera, Arria, Cyclone, Enpirion, MAX, Nios, Quartus and Stratix words and logos are trademarks of Intel Corporation or its subsidiaries in the U.S. and/or other countries. Intel warrants performance of its FPGA and semiconductor products to current specifications in accordance with Intel's standard warranty, but reserves the right to make changes to any products and services at any time without notice. Intel assumes no responsibility or liability arising out of the application or use of any information, product, or service described herein except as expressly agreed to in writing by Intel. Intel customers are advised to obtain the latest version of device specifications before relying on any published information and before placing orders for products or services.

\*Other names and brands may be claimed as the property of others.

ISO  
9001:2008  
Registered



| Date          | Version    | Changes  |
|---------------|------------|--|
| December 2016 | 2016.12.20 | <ul style="list-style-type: none"> <li>Updated the HDMI IP core resource utilization table with 16.1 information.</li> <li>Added a note for YCbCr 4:2:2 video format that 8 and 10 bits per color use the same pixel encoding as 12 bits per color, but the valid bits are left-justified with zeroes padding the bits below the least significant bit.</li> <li>Added information for the new Design Example parameters.</li> <li>Removed all Arria 10 design example related information. For more information about Arria 10 design examples, refer to the <i>HDMI IP Core Design Example User Guide</i>.</li> <li>Edited the typos in the HDMI Audio Format topic.</li> <li>Added information that the HDMI IP core does not support 8-channel audio.</li> <li>Added a new output port <code>version[31:0]</code> for HDMI source and sink.</li> </ul>   |
| May 2016      | 2016.05.02 | <ul style="list-style-type: none"> <li>Updated the HDMI IP core resource utilization table with 16.0 information.</li> <li>Added information about Audio Metadata Packet for <i>HDMI Specification Version 2.0</i>.</li> <li>Added information about new HDMI source ports:               <ul style="list-style-type: none"> <li><code>audio_metadata[164:0]</code></li> <li><code>audio_format[4:0]</code></li> </ul> </li> <li>Added information about new HDMI sink ports:               <ul style="list-style-type: none"> <li><code>audio_metadata[164:0]</code></li> <li><code>audio_format[4:0]</code></li> <li><code>vid_lock</code></li> <li><code>aux_error</code></li> </ul> </li> <li>Provided detailed information about the HDMI source and sink <code>audio_de[7:0]</code> port.</li> <li>Updated the testbench diagram and description to include audio data and auxiliary data information.</li> <li>Added a note for Altera PLL to place the PLL in the transmit path (<code>pll_hdmi_tx</code>) in the physical location next to the transceiver PLL.</li> <li>Updated the HDMI sideband signals (HDMI AVI and VSI bit-fields) with default values.</li> <li>Added links to archived versions of the <i>HDMI IP Core User Guide</i>.</li> </ul>   |
| November 2015 | 2015.11.02 | <ul style="list-style-type: none"> <li>Updated the HDMI IP core resource utilization table with 15.1 information.</li> <li>Changed instances of <i>Quartus II</i> to <i>Intel Quartus Prime</i>.</li> <li>Added full support for Arria 10 devices.</li> <li>Added support for new features:               <ul style="list-style-type: none"> <li>Deep color</li> <li>8-channel audio</li> </ul> </li> <li>Added the following parameters for HDMI source:               <ul style="list-style-type: none"> <li><b>Support for 8-channel audio</b></li> <li><b>Support for deep color</b></li> </ul> </li> <li>Added the following parameters for HDMI sink:               <ul style="list-style-type: none"> <li><b>Support for 8-channel audio</b></li> <li><b>Support for deep color</b></li> <li><b>Manufacturer OUI</b></li> <li><b>Device ID String</b></li> <li><b>Hardware Revision</b></li> </ul> </li> <li>Updated the following interface ports for HDMI source:               <ul style="list-style-type: none"> <li>Added <code>ctrl</code> port</li> <li>Removed <code>gcp_Set_AVMute</code> and <code>gcp_Clear_AVMute</code> ports</li> </ul> </li> <li>Updated the following interface ports for HDMI sink:               <ul style="list-style-type: none"> <li>Added <code>ctrl</code>, <code>mode</code>, <code>in_5v_power</code>, and <code>in_hpd</code> ports</li> <li>Removed <code>gcp_Set_AVMute</code> and <code>gcp_Clear_AVMute</code> ports</li> </ul> </li> </ul> |

*continued...*



| Date          | Version    | Changes   |
|---------------|------------|---|
|               |            | <ul style="list-style-type: none"> <li>• Updated the HDMI sink and source block diagrams to reflect the new features.</li> <li>• Provided block diagrams for deep color mapping.</li> <li>• Generalized the HDMI hardware demonstration design for all supported device families (Arria V, Stratix V, and Arria 10) with detailed description.</li> </ul>   |
| May 2015      | 2015.05.04 | <ul style="list-style-type: none"> <li>• Updated the HDMI IP core resource utilization table with 15.0 information.</li> <li>• Added information about 4 symbols per clock mode.</li> <li>• Added information about Status and Control Data Channel (SCDC) for <i>HDMI specification version 2.0</i>.</li> <li>• Added the following interface ports for HDMI source:               <ul style="list-style-type: none"> <li>– TMDS_Bit_clock_Ratio</li> <li>– Scrambler_Enable</li> </ul> </li> <li>• Added the TMDS_Bit_clock_Ratio interface port for HDMI sink.</li> <li>• Updated the HDMI hardware demonstration design with HDMI 2.0 information.</li> <li>• Added software process flow for the HDMI hardware demonstration.</li> </ul> |
| December 2014 | 2014.12.15 | Initial release.  |