

# LVDS SERDES Transmitter/Receiver IP Cores User Guide

2017.06.19

UG-MF9504



Subscribe



Send Feedback

The low-voltage differential signaling serializer or deserializer (LVDS SERDES) IP cores (ALTLVDS\_TX and ALTLVDS\_RX) implement the LVDS SERDES interfaces to transmit and receive high-speed differential data. You can configure the features of these IP cores using the IP Catalog and parameter editor.

## Related Information

- [LVDS SERDES Transmitter/Receiver IP Cores User Guide Archives](#) on page 60  
Provides a list of user guides for previous versions of the ALTLVDS\_TX and ALTLVDS\_RX IP cores.
- [Creating Version-Independent IP and Qsys Simulation Scripts](#)  
Create simulation scripts that do not require manual updates for software or IP version upgrades.
- [Project Management Best Practices](#)  
Guidelines for efficient management and portability of your project and IP files.
- [Introduction to Altera FPGA IP Cores](#)  
Provides general information about all Altera FPGA IP cores, including parameterizing, generating, upgrading, and simulating IP cores.

## Features

**Table 1: ALTLVDS\_TX and ALTLVDS\_RX Features**

This table lists the features of the ALTLVDS\_TX and ALTLVDS\_RX IP cores.

**Note:** The ALTLVDS\_TX and ALTLVDS\_RX IP cores are not available for the Stratix<sup>®</sup> 10, Arria<sup>®</sup> 10, and Cyclone<sup>®</sup> 10 GX device families. For Stratix 10, Arria 10, and Cyclone 10 GX devices, use the Altera LVDS SERDES IP core.

IP Core	Features	Supported devices
ALTLVDS_TX and ALTLVDS_RX	Parameterizable data channel widths	All Stratix, Arria, and Cyclone series devices.
	Parameterizable serializer/deserializer (SERDES) factors	
	Registered input and output ports	
	Support for external phase-locked loops (PLL)	
	PLLs sharing between transmitters and receivers	
	PLL control signals	

Intel Corporation. All rights reserved. Intel, the Intel logo, Altera, Arria, Cyclone, Enpirion, MAX, Nios, Quartus and Stratix words and logos are trademarks of Intel Corporation or its subsidiaries in the U.S. and/or other countries. Intel warrants performance of its FPGA and semiconductor products to current specifications in accordance with Intel's standard warranty, but reserves the right to make changes to any products and services at any time without notice. Intel assumes no responsibility or liability arising out of the application or use of any information, product, or service described herein except as expressly agreed to in writing by Intel. Intel customers are advised to obtain the latest version of device specifications before relying on any published information and before placing orders for products or services.

\*Other names and brands may be claimed as the property of others.

ISO  
9001:2008  
Registered

**ALTERA**  
now part of Intel

IP Core	Features	Supported devices
ALTLVDS_RX Only	Dynamic phase alignment (DPA) mode support <sup>(1)</sup>	All Stratix and Arria series devices.
	Soft clock data recovery (CDR) mode support <sup>(2)</sup>	
	DPA PLL calibration support <sup>(1)</sup>	All Stratix series devices.

**Note:** Altera recommends implementing the Bus LVDS (BLVDS) I/O with user logic, instead of the ALTLVDS\_TX and ALTLVDS\_RX IP cores.

#### Related Information

- [Altera LVDS SERDES IP Core User Guide](#)
- [AN 522: Implementing Bus LVDS Interface in Supported Altera Device Families](#)

## Resource Utilization and Performance

The Quartus® Prime software configures the PLL according to the settings you apply in the ALTLVDS\_RX and ALTVDS\_TX parameter editor. All supported devices provide the option to use an external PLL, which requires you to enter the appropriate PLL parameters.

When the ALTLVDS\_TX and ALTLVDS\_RX IP cores are instantiated without the external PLL option, they use one PLL per instance. During compilation, if directed to do so, the compiler tries to merge PLLs whenever possible to minimize resource usage.

The Arria, Cyclone, Hardcopy, and Stratix series support the **Use Shared PLL(s) for Receiver and Transmitter** option to allow both the ALTLVDS\_TX and ALTLVDS\_RX IP cores to share a PLL. The Quartus Prime software lets the transmitter and receiver share the same PLL when both use identical input clock sources, identical `pll_areset` sources, identical deserialization factors, and identical output settings. For example, the Quartus Prime software displays the following message when the PLL merges successfully:

```
Info: Receiver fast PLL <lvds_rx PLL name>
      and transmitter fast PLL <lvds_tx PLL name> are
merged
      together
```

The Quartus Prime software displays the following message when it cannot merge the PLLs for the LVDS transmitter and receiver pair in the design:

```
Warning: Can't merge transmitter-only fast PLL
         <lvds_tx PLL name> and receiver-only fast PLL
         <lvds_rx PLL
         name>
```

<sup>(1)</sup> DPA is available starting from Stratix GX onwards. The first generation Stratix device family does not support DPA.

<sup>(2)</sup> CDR is not available in the first generation Stratix device family and the Stratix II device family. However, soft-CDR is available in all other Stratix series including Stratix GX and Stratix II GX..

**Note:** One cause for the warning message is that PLLs that are driven by different clocks cannot be merged. For PLL merging to happen, the input clocks and the settings on the outputs must be identical.

**Note:** To use the LVDS I/O standard in the I/O Bank 1 of Cyclone III, Cyclone IV E, and Cyclone 10 LP devices, ensure that you set the **Configuration device I/O voltage** to 2.5 V, or Auto in the **Device and Pin Options** dialog box of the Quartus Prime software.

For the Stratix series, the side I/O banks contain dedicated SERDES circuitry, which includes the PLLs, serial shift registers, and parallel registers. The transmit and receive functions use varying numbers of LEs depending on the number of channels, serialization, and deserialization factors. For best performance, manually place these LEs in columns as close as possible to the SERDES circuitry and LVDS pins. By default, the Quartus Prime software places these LEs automatically during placement and routing.

**Note:** When dedicated SERDES is implemented in LVDS transmitter, the SERDES is directly connected to the LVDS transmitter; therefore, the output of the transmitter cannot be assigned to single-ended I/O standards.

**Note:** The Quartus Prime software reports the number of LEs used per ALTLVDS block in the **Fitter Resource Utilization by Entity** section in the **Resource** section of the **Compilation Report**.

The Cyclone series uses DDIO registers as part of the SERDES interface. Because data is clocked on both the rising edge and falling edge, the clock frequency must be half the data rate; therefore, the PLL runs at half the frequency of the data rate. The core clock frequency for the transmitter is data rate divided by serialization factor (J). For the odd serialization factors, depending on the output clock-divide factor (B) and device family, an optional core clock frequency of data rate divided by two times the serialization factor (J) is also available.

Use the following tables to determine the clock and data rate relationships.

**Table 2: Cyclone Series ALTLVDS Transmitter Clock Relationships**

Clock Type	J = Even	J = Odd
Fast Clock	Data Rate / 2	Data Rate / 2
Slow Clock (outclock)	Data Rate / 2 * B	Data Rate / 2 * B
Core Clock	Data Rate / J	Data Rate / J

**Table 3: Cyclone Series ALTLVDS Receiver Clock Relationships**

Clock Type	J = Even	J = Odd
Fast Clock	Data Rate / 2	Data Rate / 2
Slow Clock (outclock)	Data Rate / J	Data Rate / J

#### Related Information

- [ALTPLL \(Phase-Locked Loop\) IP Core User Guide](#)
- [Altera I/O Phase-Locked Loop \(Altera IOPLL\) IP Core User Guide](#)

## Parameter Settings

You can parameterize IP cores using the IP Catalog and parameter editor.

### Related Information

[Command Line Interface Parameters](#) on page 19

## ALTLVDS\_TX Parameter Settings

On the **General** page (page 3) of the parameter editor, depending on the device you selected, you can configure the following options:

- Implement the SERDES circuitry in LEs (logic cells) or dedicated (hard) SERDES block
- Use internal PLL or external PLL

The selections you make on the **General** page determine the features available on the remaining pages of the parameter editor.

The options on pages 1 and 2a of the parameter editor are the same for all supported device families.

The following table lists the parameter settings for the ALTLVDS\_TX IP core.

**Table 4: ALTLVDS\_TX Parameter Settings**

Option	Description
<b>General (page 3)</b>	
<b>Implement Deserializer circuitry in logic cells</b>	<p>Turn on this option to implement the SERDES circuitry in logic cells. The transmitter starts its operation on the first fast clock edge after the PLL is locked. This option is intended for slow speeds. The byte alignment might be different from the dedicated SERDES implementation.</p> <p>Turn off this option to use the dedicated SERDES circuitry in the device. When you implement the dedicated SERDES in the LVDS transmitter, the SERDES connects to the LVDS transmitter; therefore, the output of the transmitter cannot be assigned to single-ended I/O standards.</p> <p>This feature is supported in Arria GX, Arria II GX, Arria II GZ, HardCopy<sup>®</sup> II, HardCopy III, HardCopy IV, Stratix, Stratix GX, Stratix II, Stratix II GX, Stratix III, and Stratix IV devices. In Cyclone series, except Cyclone V devices, the SERDES is always implemented in logic cells. Cyclone V devices contain dedicated SERDES circuitry.</p> <p>If you turn on this option, there is additional delay for the <code>tx_outclock</code> signal to be stable after the <code>tx_locked</code> signal is asserted. Perform gate-level simulation to determine the time for the <code>tx_outclock</code> signal to stabilize.</p>

Option	Description
<b>What is the number of Channels?</b>	<p>Number of output channels available for the LVDS transmitter.</p> <p>If the required number of channels is not available in the list, type the desired number. For example, if the number of channels is <b>44</b>, the port created is <code>tx_out[43..0]</code>. The legal values depend on the pins available in the device. For the legal values for your device, refer to the relevant device handbook.</p>
<b>What is the deserialization factor?</b>	<p>Determines the number of parallel bits from the core that the transmitter serializes and sends out. For example, if the deserialization factor is <b>10</b> and the number of output channels is <b>1</b>, the transmitter serializes every 10 parallel bits into a single output channel. If the deserialization factor is <b>10</b> and the number of channels is <b>44</b>, the port created is <code>tx_in[439..0]</code>. For the valid deserialization factors for your device, refer to the relevant device handbook.</p> <p>When the <code>divide_by_factor</code> port shown in the parameter editor is identical to the deserialization factor, the parameter editor disables the 50/50 duty cycle for x5, x7, and x9 modes.</p>
<b>Use External PLL</b>	<p>Turn on this option to use an external PLL to clock the SERDES transmitter. When you turn on this option, the options on the <b>Frequency/PLL</b> settings page are disabled. You must use a separate PLL to provide the clocking source and make the necessary connections. You must ensure your circuit has the correct input and functionality to generate an appropriate clock frequency and is correctly connected to the LVDS transmitter.</p> <p>When you have a deserialization factor of two, the IP core bypasses SERDES and implements the SERDES functionality in DDR registers. Your design requires a deserialization factor of at least four to turn on the external PLL option.</p> <p>If you turn off this option, the IP core automatically implements an internal PLL to clock the ALTLVDS_TX block.</p> <p>For Stratix and Stratix GX devices, if you implement SERDES for your LVDS transmitter using a dedicated SERDES block, you do not have the option to use an external PLL.</p>
<b>Use 'tx_data_reset' input port</b>	<p>This option is available when you implement the LVDS in logic cells. When you turn on this option, it adds an input port in the IP core, which when asserted asynchronously resets all the logic in the ALTLVDS_TX IP core excluding the PLL.</p>
<p><b>Frequency/ PLL Settings (page 4)</b></p> <p>The options on this page are available only when you are using internal PLL</p>	
<b>What is the output data rate?</b>	<p>Specifies the data rate for the output channel of the transmitter, in Megabits per second (Mbps). For data rate ranges, refer to the Device Data Sheet chapter in the relevant device handbook. This option determines the legal value of the input clock rate.</p>

Option	Description
<b>Specify input clock rate by</b>	Specifies the clock frequency ( <code>tx_inclock</code> port) or the clock ( <code>inclock_period</code> parameter) going into the internal PLL. The legal values depend on the output data rate selected.
<b>What is the phase alignment of 'tx_in' with respect to the rising edge of 'tx_inclock'? (in degrees)</b>	<p>Determines the phase alignment of the data transmitted by the core logic array with respect to the <code>tx_inclock</code> clock.</p> <p>The available values are <b>0.00, 22.50, 45.00, 67.50, 90.00, 112.50, 135.00, 157.50, 180.00, 202.50, 225.00, 247.50, 270.00, 292.50, 315.00, and 337.50.</b></p> <p>The values for this option are device dependent.</p>
<b>Use 'tx_pll_enable' input port</b>	<p>Turn on to control the enable port of the fast PLL that the IP core uses with this function.</p> <p>If the transmitter shares the PLL with other ALTLVDS blocks, and uses the <code>tx_pll_enable</code> port, you must use this port in all the IP core instances and tie the signals together in the design file. If you use a PLL-enabled port in one IP core instance and not another, the PLLs are not shared, and a warning appears during compilation.</p>
<b>Use 'pll_areset' input port</b>	<p>Turn on to control the asynchronous reset port of the PLL that the IP core uses with this function.</p> <p>When the transmitter shares the PLL with other ALTLVDS blocks and uses the <code>pll_areset</code> port, you must use this port in all the IP core instances and tie the signals together in the design file. If you use the <code>pll_areset</code> port in one IP core instance only, the PLLs are not shared and a warning appears during compilation.</p> <p>The PLL must be reset to set the output clock phase relationships correctly when the PLL loses lock, or if the PLL input reference clock is not stable when the device completes the configuration process.</p>
<b>Align clock to center of data window</b>	<p>Turn on this option to add a phase shift of 90° to the clock, which center-aligns the clock in the data. Turn on this option for PLL merging if you also turn on this option for the receiver.</p> <p>This option is available only for Arria GX, Stratix II, Stratix II GX, and HardCopy II devices when you implement the SERDES in logic cells, and for Cyclone II devices.</p>
<b>Enable self-reset on lost lock in PLL</b>	<p>Turn on this option to reset the PLL automatically whenever the PLL loses lock.</p> <p>This option is available only for Arria II GX, Arria II GZ, HardCopy III, HardCopy IV, Stratix III, and Stratix IV devices when SERDES is implemented in logic cells, and for Cyclone III, Cyclone IV, and Cyclone 10 LP devices.</p>

Option	Description
<p><b>Use shared PLL(s) for receivers and transmitters</b></p>	<p>Turn on this option for your LVDS receivers and transmitters to share the same PLL.</p> <p>Turn on this option if the LVDS receivers and transmitters use the same input clock frequency, deserialization factor, and data rates.</p>
<p><b>Register 'tx_in' input port using</b></p>	<p>Turn on this option to specify whether input registers are clocked by the <code>tx_inclock</code> signal or <code>tx_coreclock</code> signal. When the PLLs are shared, connect the <code>tx_inclock</code> signal to the same reference clock as the receiver function. For example, if the <code>tx_inclock</code> signal is connected to a 500-MHz input reference clock, and the parallel data rate is not 500 MHz, register the parallel data using the <code>tx_coreclock</code> signal that runs at the output serial data rate divided by the deserialization factor. This frequency matches the parallel data rate from the FPGA core.</p> <p>If you turn off this option, a warning message appears that directs you to pre-register the inputs in the logic that feeds the transmitter. When you use the Cyclone series with the ALTLVDS_TX and ALTLVDS_RX IP cores, the interface always sends the most significant bit (MSB) of your parallel data first.</p> <p>When you use the ALTLVDS_TX IP core, you might get setup timing violations when you use the <code>tx_inclock</code> signal to register the data that feeds the SERDES blocks. The ALTLVDS_TX IP core gives you the choice to register the <code>tx_in[]</code> data with either the <code>tx_inclock</code> or <code>tx_coreclock</code> signal. The default setting is <code>tx_coreclock</code>. Using the <code>tx_coreclock</code> signal to register the data before it feeds the SERDES is the better choice, because it has the optimal phase position to register the data with respect to the high-speed clock that drives the SERDES. Your setup timing violations are eliminated when you use the <code>tx_coreclock</code> signal instead of the <code>tx_inclock</code> signal to register the data in the ALTLVDS_TX IP core. Additionally, you get better timing margins when you use the <code>tx_coreclock</code> signal instead of the <code>tx_inclock</code> signal, even if you do not have timing violations.</p>
<p><b>Transmitter Settings (page 5)</b></p>	
<p><b>Use 'tx_outclock' output port</b></p>	<p>The <code>tx_outclock</code> signal is associated with the serial transmit data stream.</p> <p>Every <code>tx_outclock</code> signal goes through the shift register logic, excluding the following parameter configurations:</p> <ul style="list-style-type: none"> <li>• When the <code>outclock_divide_by</code> signal equals to 1, or</li> <li>• When the <code>outclock_divide_by</code> signal equals to <code>deserialization_factor</code> signal (for odd factors only) and the <code>outclock_duty_cycle</code> signal is 50.</li> </ul>

Option	Description
<p><b>What is the outclock divide factor (B)?</b></p>	<p>Specifies the frequency of the <code>tx_outclock</code> signal as the transmitter output data rate divided by the outclock divide factor (B). For the legal values, refer to the relevant device handbook.</p> <p>For a SERDES factor of <b>5</b> and <b>9</b>, the outclock divide factors available are <b>1</b>, <b>5</b>, and <b>9</b>. The divide factor of <b>2</b> is not available.</p> <p>For Cyclone II devices and later, when the <code>implement_in_les</code> parameter is ON, the <code>outclock_duty_cycle</code> of <b>50</b> is not supported in the following parameter configurations:</p> <ul style="list-style-type: none"> <li>• <code>deserialization_factor</code> signal is <b>5</b>, <b>7</b>, or <b>9</b></li> <li>• <code>outclock_divide_by</code> signal equals to <code>deserialization_factor</code></li> <li>• <code>outclock_multiply_by</code> is <b>2</b></li> </ul>
<p><b>Specify phase alignment of 'tx_outclock' with respect to 'tx_out'</b></p>	<p>Specifies the phase alignment of <code>tx_outclock</code> signal with respect to the <code>tx_out</code> signal. This option is available only if you use the <code>tx_outclock</code> signal.</p>
<p><b>What is the phase alignment of 'tx_outclock' with respect to 'tx_out'?</b></p>	<p>The available values are <b>0.00, 22.50, 45.00, 67.50, 90.00, 112.50, 135.00, 157.50, 180.00, 202.50, 225.00, 247.50, 270.00, 292.50, 315.00, and 337.50</b>.</p> <p>The values for this option are device dependent.</p> <p>This option is available only when you implement the SERDES in logic cells and uses the <code>tx_outclock</code> signal.</p>
<p><b>What is the outclock duty cycle?</b></p>	<p>The default value is <b>50</b>.</p> <p>The <code>outclock_duty_cycle</code> of <b>50</b> is not supported when:</p> <ul style="list-style-type: none"> <li>• <code>deserialization_factor</code> signal is <b>5</b>, <b>7</b>, or <b>9</b></li> <li>• <code>outclock_divide_by</code> signal equals to <code>deserialization_factor</code></li> <li>• <code>outclock_multiply_by</code> is <b>2</b></li> </ul>
<p><b>Use 'tx_locked' output port</b></p>	<p>Allows you to monitor the lock status of the PLL. The status of the lock port is identical for the transmitter and receiver when the IP core uses shared PLLs.</p>
<p><b>Use 'tx_coreclock' output port</b></p>	<p>Turn on this option to show the core clock frequency during simulation. Enables the transmitter core clock signal to the registers of all the logic that feeds the LVDS transmitter function. If any other clock feeds the transmit function, your design must implement the clock domain transfer circuitry.</p> <p>You must add a false path constraint from the <code>slow_clock</code> signal to the <code>fast_clock</code> signal in the ALTLVDS_TX IP core whenever the faster <code>core_clock</code> signal implementation is used for odd deserialization factors.</p>

Option	Description
What is the clock resource used for 'tx_coreclock'?	Specifies the clock resource type fed to the tx_coreclock signal. Allowed values are <b>Auto selection</b> (the Compiler determines the type), <b>Global clock</b> , and <b>Regional clock</b> .  The default value is <b>Auto selection</b> .
<b>Simulation Model (page 6)</b>	
<b>Simulation Libraries</b>	Specifies the libraries needed for functional simulation by third-party tools.
<b>Generate netlist</b>	Specifies whether to turn on the option to generate synthesis area and timing estimation netlist.
<b>Summary (page 7)</b>	
<b>Summary</b>	Specifies the types of files to be generated. A gray checkmark indicates a file that is automatically generated; a green checkmark indicates an optional file.  Choose from the following types of files: <ul style="list-style-type: none"> <li>• AHDL Include file (&lt;function name&gt;.inc)</li> <li>• VHDL component declaration file (&lt;function name&gt;.cmp)</li> <li>• Quartus Prime symbol file (&lt;function name&gt;.bsf)</li> <li>• Instantiation template file (&lt;function name&gt;_inst.v or &lt;function name&gt;_inst.vhd)</li> <li>• Verilog HDL block box file (&lt;function name&gt;_bb.v)</li> <li>• Pin Planner File (&lt;function name&gt;_ppf)</li> </ul> If you turn on the <b>Generate netlist</b> option, the file for that netlist is also available (<function name>_syn.v).

#### Related Information

- [Introduction to Altera FPGA IP Cores](#)  
Provides general information about all Altera FPGA IP cores, including parameterizing, generating, upgrading, and simulating IP cores.
- [Errata Sheet for Stratix IV E Devices](#)

## ALTLVDS\_RX Parameter Settings

On the **General** page (page 3) of the parameter editor, depending on the device you selected, you can configure the following options:

- Implement the SERDES circuitry in LEs (logic cells) or dedicated SERDES
- Use internal PLL or external PLL
- Use DPA mode or non-DPA mode

The selections you make on the **General** page determine the features available on the remaining pages of the parameter editor.

The following table lists the parameter settings for the LVDS receiver IP core.

Table 5: ALTLVDS\_RX Parameter Settings

Option	Description
<b>General (page 3)</b>	
<b>Implement Deserializer circuitry in logic cells</b>	<p>Turn on this option to implement the SERDES circuitry in logic cells. The receiver starts its operation on the first fast clock edge after the PLL is locked. This option is intended for slow speeds. The byte alignment may be different from the hard SERDES implementation. Turn off this option to use the dedicated SERDES circuitry in the device.</p> <p>This option is supported in Arria GX, Arria II GX, Arria II GZ, HardCopy II, HardCopy III, HardCopy IV, Stratix, Stratix GX, Stratix II, Stratix II GX, Stratix III, and Stratix IV devices. In Cyclone series, except Cyclone V devices, the SERDES is always implemented in logic cells. Cyclone V devices contain dedicated SERDES circuitry.</p>
<b>Enable Dynamic Phase Alignment mode</b>	<p>Turn on this option to correct the skews created by the different trace lengths on the data channels routed to the device. This mode adds several ports and parameters to the IP core instances.</p> <p>This option is available for Arria GX, Arria II GX, Arria II GZ, Arria V, Arria V GZ, HardCopy II, HardCopy III, HardCopy IV, Stratix, Stratix GX, Stratix II, Stratix II GX, Stratix III, Stratix IV, and Stratix V devices only.</p> <p>Enabling the DPA mode changes the appearance of the graphic representation of the IP core in the left-hand pane. When you turn on the DPA mode, additional ports and parameters are added to the IP core. Depending on the selected device, the following pages are added to the parameter editor to include the additional DPA mode settings:</p> <ul style="list-style-type: none"> <li>• <b>DPA settings 1</b></li> <li>• <b>DPA settings 2</b></li> <li>• <b>DPA settings 3</b></li> </ul>
<b>What is the number of channels?</b>	<p>The number of input channels available for the LVDS receiver.</p> <p>If the required number of channels is not available in the list, type the desired number in this box. For example, if the number of channels is <b>44</b>, the port created is <code>tx_out[43..0]</code>. The legal values depend on the pins available in the device. For the legal values available for your device, refer to the relevant device handbook.</p>

Option	Description
<p><b>What is the deserialization factor?</b></p>	<p>Determines the number of serial input data bits that the receiver deserializes and sends to the core on a single cycle. For the valid deserialization factors for your device, refer to the relevant device handbook.</p> <p>For example, if the deserialization factor is <b>10</b> and the number of input channels is 1, the receiver deserializes every 10 serial bits into 10 bits of parallel data to send to the core. If the deserialization factor is 10 and the number of channels is <b>44</b>, the port created is <code>rx_out [ 439 . . 0 ]</code>.</p>
<p><b>Use External PLL</b></p>	<p>Turn on this option to use an external PLL to clock the SERDES receiver. When you turn on this option, the options on the <b>Frequency/PLL settings</b> page are disabled. You must use a separate PLL to provide the clocking source and make the necessary connections. You must ensure your circuit has the correct input and functionality to generate an appropriate clock frequency and is correctly connected to the LVDS receiver.</p> <p>When you have a deserialization factor of two, the IP core bypasses the SERDES and implements the SERDES functionality in DDR registers. A deserialization factor of at least four is required to use the external PLL option.</p> <p>If you turn off this option, the IP core automatically implements an internal PLL to clock the ALTLVDS_RX block.</p> <p>For Stratix and Stratix GX devices, if you implement SERDES for your LVDS transmitter using a dedicated SERDES block, you do not have the option to use an external PLL.</p>
<p><b>Use 'rx_data_reset' input port</b></p>	<p>This option is enabled when you implement the LVDS in logic cells. Turn on this option to add an input port to the IP core. When the input port asserts, the IP core asynchronously resets all the logic in the ALTLVDS_RX IP core excluding the PLL.</p> <p>Altera recommends that you assert the <code>rx_data_reset</code> signal synchronous to the <code>rx_syncclock</code> signal.</p>
<p><b>Is this interface constrained to the left, or right banks?</b></p>	<p>Turn on this option if the LVDS interface is constrained to the left or right IO banks. This option determines the PLL compensation mode in Cyclone V devices.</p>
<p><b>Frequency/ PLL Settings (page 4)</b></p> <p>The options on this page are available only when you are using internal PLL</p>	
<p><b>What is the input data rate?</b></p>	<p>Specifies the data rate for the input channel of the receiver, in Mbps.</p> <p>For data rate ranges, refer to the specific Device Data Sheet chapter in the respective device handbook. This value determines the legal input clock rate values.</p>

Option	Description
<b>Specify input clock rate by</b>	Specifies the clock frequency ( <code>rx_inclock</code> ) and the clock period ( <code>inclock_period</code> ) for the internal PLL. The legal values depend on the output data rate selected.
<b>Use shared PLL(s) for receivers and transmitters</b>	<p>When you turn on this option, your LVDS receivers and transmitters can share the same PLL.</p> <p>Turn on this option when the LVDS receivers and transmitters use the same input clock frequency, deserialization factor, and data rates.</p>
<b>Use 'pll_areset' input port</b>	<p>Turn on this option to control the asynchronous reset port of the PLL that the IP core uses with this function.</p> <p>When other ALTLVDS blocks share the PLL with the receiver and use the <code>pll_areset</code> port, you must use this port in all IP core instantiations and tie the signals together in the design file. If you use the <code>pll_areset</code> port only in one IP core instance, the PLLs are not shared, and a warning appears during compilation.</p> <p>The PLL must be reset to set the output clock phase relationships correctly when the PLL loses lock, or if the PLL input reference clock is not stable when the device completes the configuration process.</p>
<b>Use 'rx_pll_enable' input port</b>	<p>Turn on this option to control the enable port of the fast PLL that the IP core uses with this function.</p> <p>If the receiver shares the PLL with other ALTLVDS blocks, and uses the <code>rx_pll_enable</code> port, you must use this port in all IP core instances and tie the signal together in the design file. If you use the <code>rx_pll_enable</code> port only in one IP core instance, the PLLs are not shared and a warning appears during compilation.</p>
<b>Use 'rx_locked' output port</b>	Turn on this option to monitor the lock status of the PLL. The status of the lock port is identical for the transmitter and the receiver when the IP cores use shared PLLs. In this case, monitor the lock output from the receiver IP core.
<b>What is the clock resource used for 'rx_outclock'?</b>	<p>Specifies the clock resource type fed from the <code>rx_outclock</code> port. Legal values are <b>Auto selection</b> (the Compiler determines the type), <b>Global clock</b>, and <b>Regional clock</b>.</p> <p>The default value is <b>Auto selection</b>.</p>

Option	Description
<p><b>What is the phase alignment of 'rx_in' with respect to 'rx_inclock'?</b></p>	<p>Determines the phase alignment of the data that the receiver core receives with respect to the rx_inclock signal.</p> <p>Available values are <b>0.00, 22.50, 45.00, 67.50, 90.00, 112.50, 135.00, 157.50, 180.00, 202.50, 225.00, 247.50, 270.00, 292.50, 315.00, and 337.50.</b></p> <p>The values for this option are device dependent.</p> <p>This option is only available if you turn off the DPA mode.</p>
<p><b>Use source-synchronous mode of the PLL</b></p>	<p>Turn on this option to ensure that the IP core instance makes the required phase adjustment to guarantee a consistent relationship between the clock and the data, at the capture register and at the pin.</p> <p>Always turn on this option, unless you have performed all of the necessary phase adjustments manually. Altera recommends that you turn on this option when you use non-dedicated SERDES schemes. This option is only available when you implement the SERDES in LEs.</p>
<p><b>Align clock to center of data window at capture point</b></p>	<p>Turn on this option to add a phase shift of 90° to the clock, which center-aligns the clock in the data.</p> <p>This option is only available for Arria GX, Cyclone II, Stratix II GX, Stratix II, and HardCopy II devices when you implement the SERDES in logic cells.</p>
<p><b>Enable self-reset on lost lock in the PLL</b></p>	<p>Turn on this option to reset the PLL automatically when the PLL loses lock.</p> <p>This option is only available for Arria II GX, Arria II GZ, HardCopy III, HardCopy IV, Stratix III, Stratix IV, Cyclone III, Cyclone IV, and Cyclone 10 LP devices when you implement the SERDES in logic cells.</p>
<p><b>Enable FIFO for DPA channels</b></p>	<p>The phase-compensation FIFO buffer synchronizes parallel data to the global clock domain of the core.</p> <p>This option is only available in Stratix GX devices when you turn on the DPA mode.</p>

**DPA Settings 1 (page 5)**

The options on this page are available when you turn on the DPA mode.

Option	Description
<b>Use 'rx_divfdclk' output port and bypass the DPA FIFO</b>	<p>Turn on this option to divide the DPA clock by the deserialization factor and then forward the DPA clock to the core. The DPA clock drives the bit-slip and alignment circuitry, bypassing the FIFO.</p> <p>Turn on this option for soft-CDR mode. This option is available in Arria II GX, Arria II GZ, Arria V, Arria V GZ, HardCopy III, HardCopy IV, Stratix III, Stratix IV, and Stratix V devices only.</p>
<b>What is the simulated recovered clock phase drift?</b>	Models a phase drift in the recovered clock. Clock phase drift is expressed as the equivalent number of full clock cycles of drift for every parts per million (PPM) clock cycles. The value for this option can be positive, negative or zero.
<b>Use 'rx_dppll_enable' input port</b>	<p>Enables the path through the DPA circuitry. The option supports dynamic, channel-by-channel control of the DPA circuitry.</p> <p>To enable the DPA circuitry for a channel, set the port for the target channel to 1. If this port is not used, the Quartus Prime software enables all of the channels.</p>
<b>Use 'rx_dppll_hold' input port</b>	Prevents the DPA circuitry from switching to a new clock phase on the target channel. Each DPA block monitors the phase of the incoming data stream continuously and selects a new clock phase when needed. When this port is held high, the selected channels hold their current phase setting.
<b>Use 'rx_fifo_reset' input port</b>	<p>Resets the FIFO buffer between the DPA circuit and the data alignment circuit. The FIFO buffer holds the data passing between the DPA and the LVDS clock domains. When this port is held high, the FIFOs in the selected channels are reset.</p> <p>This option is available only if you turn off the <b>Use 'rx_divfdclk' output port and bypass the DPA FIFO</b> option.</p>
<p><b>DPA Settings 2 (page 6)</b></p> <p>The options on this page are available when you turn on the DPA mode.</p>	
<b>Use 'rx_reset' input port</b>	Resets all components of the DPA circuit. You must retrain the DPA circuit after this port resets the DPA circuitry.
<b>Automatically reset the bit serial FIFO when 'rx_dpa_locked' rises for the first time</b>	Specifies when the bit-serial FIFO resets for DPA circuit. This option is only available in Stratix II, Arria GX, and HardCopy II devices.
<b>User explicitly resets the bit serial FIFO through 'rx_reset'</b>	When you turn on the <code>rx_reset</code> port, the ALTLVDS_RX parameter editor allows you to choose whether or not to automatically reset the bit-serial FIFO when <code>rx_dpa_locked</code> signal rises for the first time. This is a useful feature because it keeps the synchronizer FIFO in reset until the DPA locks. This option is only available in Stratix II, Arria GX, and HardCopy II devices.

Option	Description
<b>Use 'rx_dpa_locked' output port</b>	<p>The DPA block samples the data on one of eight phase clocks with a 45° resolution between phases. This port lets you monitor the status of the DPA circuit and determine when it has locked onto the phase closest to the incoming data phase.</p> <p>The <code>rx_dpa_locked</code> port behaves differently for various device families. After the IP core asserts the <code>rx_dpa_locked</code> signal is upon initial lock, the <code>rx_dpa_locked</code> signal does not deassert in Arria V, Arria V GZ, Stratix III, Stratix IV, Stratix V, HardCopy III, HardCopy IV, and Arria II GX unless explicitly reset using <code>rx_reset</code> or <code>rx_dpa_lock_reset</code>. In Stratix GX, Stratix II, HardCopy II, and Arria GX, the <code>rx_dpa_locked</code> signal toggles depending on how the next two settings are selected.</p> <p>After power up or reset, the <code>rx_dpa_locked</code> signal is asserted after the DPA circuitry acquires an initial lock to the optimum phase. You must not use the <code>rx_dpa_locked</code> signal to validate the integrity of the LVDS link. Use error checkers (for example, CRC or DIP4) to validate the integrity of the LVDS link.</p> <p>The <code>rx_dpa_locked</code> signal is not supported when using non-DPA mode or soft-CDR mode.</p>
<b>When phase alignment circuitry switches to a new phase</b>	<p>DPA deasserts when the phase alignment circuitry switches to a new phase. This option is only available in Stratix II, HardCopy II, and Arria GX devices.</p>
<b>When there are two phase changes in the same direction</b>	<p>The <code>rx_dpa_locked</code> signal deasserts after the DPA switches two phases in the same direction. This option is only available in Stratix II, HardCopy II, and Arria GX devices.</p>
<b>Use 'rx_dpa_lock_reset' input port</b>	<p>Resets the DPA lock circuitry.</p>
<b>Use a DPA initial phase selection of</b>	<p>Turn on this option to select the initial phase setting. Specifies whether to turn on this option and its value. Simulation honors this phase selection in simulating the forwarded clock.</p> <p>This option is available for Arria II GX, Arria II GZ, Arria V, Arria V GZ, HardCopy III, HardCopy IV, Stratix III, Stratix IV, and Stratix V devices only.</p>
<b>Align DPA to rising edge of data only</b>	<p>Turn on this option to align the DPA to the rising edge of the data only or turn of this option to align the DPA to both the rising and falling edges of the data.</p> <p>This option is available for Arria II GX, Arria II GZ, HardCopy III, HardCopy IV, Stratix III, Stratix IV, and Stratix V devices only.</p>
<p><b>DPA Settings 3 (page 7)</b></p> <p>The options on this page are available when you turn on the DPA mode.</p>	

Option	Description
<b>Enable PLL Calibration</b>	<p>Turn on this option to phase-shift the PLL outputs when the <code>dpa_pll_cal_busy</code> signal is high. The default setting is <b>OFF</b>.</p> <p>This option is available for Arria II GZ, HardCopy III, HardCopy IV, Stratix III, and Stratix IV devices only. When you enable PLL calibration, you cannot merge the PLL with other PLLs.</p>
<b>Use 'dpa_pll_recal' input port</b>	<p>This port recalibrates the PLL without resetting the DPA. This option is available for Arria II GZ, HardCopy III, HardCopy IV, Stratix III, and Stratix IV devices only.</p>
<b>What is the input data rate?</b>	<p>Specifies the data rate for the input channel of the receiver, in Mbps. For data rate ranges, refer to the specific Device Data Sheet chapter in the respective device handbook.</p> <p>This value determines the legal input clock rate values.</p>
<b>Receiver Settings (page 8)</b>	
<b>Register outputs</b>	<p>Turn on this option to implement soft-CDR receiver modes in standard mode. In standard mode, the outputs of the receiver are registered by the <code>rx_outclock</code> signal.</p> <p>Turn off this option if you do not want to register the receiver outputs. In no output register mode, you must register the output registers in the design logic that is fed by the receiver, and then specify a <b>Source Multiply</b> assignment from the receiver to the output registers with a value equal to the deserialization factor.</p>
<b>Use 'rx_cda_reset' input port</b>	<p>The port resets the data alignment circuitry, restoring the latency bit counter to zero. This option is available only if you turn on the <b>Use 'rx_channel_data_align' input port</b> option. This option is available only if you use dedicated SERDES block.</p>
<b>Use 'rx_cda_max' output port</b>	<p>Indicates when the rollover point is reached in the data alignment circuit. This port is available only if you turn on the <b>Use 'rx_channel_data_align' input port</b> option. This option is available only if you use a dedicated SERDES block.</p>
<b>After how many pulses does the data alignment circuitry restore the serial latency back to 0?</b>	<p>Specifies, in pulses, when the DPA circuitry restores the serial data latency to 0.</p> <p>The value does not have to be the same as the deserialization factor, but set the value to the deserialization factor to make the rollover occur for every deserialization factor.</p> <p>The available values for this option range from 1 to 11. This option is available only if you use a dedicated SERDES block.</p>

Option	Description
<p><b>Align data to the rising edge of clock</b></p>	<p>When you turn on this option, the data path is registered on the positive edge of the <code>diffioclk</code> signal (also referred to as the LVDS clock). When you turn off this option, the data path is registered on the negative edge of the <code>diffioclk</code> signal. This option is available only if you use a dedicated SERDES block, and is available only in non-DPA mode.</p> <p>This option changes the phase that captures the received data by 180°. Use caution when you turn off this option. The phase shift of the capture clock is automatically set according to the setting for the <b>What is the phase alignment of 'rx_in' with respect to the rising edge of 'rx_inclock'? (in degrees)</b> option. Changing the phase of the capture clock can lead to data corruption. If you turn off this option, the LVDS data is aligned to the falling edge of the clock.</p> <p>For an example, if you have two receivers interface with identical parameters except for the <code>rx_in</code> signal relationship to the <code>rx_inclock</code> signal, and you want to merge PLLs, one interface must have a 0° (rising edge) alignment, and the second interface must have a 180° (falling edge) alignment. You can only merge the PLLs when they have the same clock and phase settings; both must be set with the same alignment. You can set both receivers to be 0° aligned, and turn off <b>Align data to the rising edge of clock</b> on the 180° aligned interface.</p>
<p><b>Use 'rx_coreclk' input port</b></p>	<p>This option is enabled when the LVDS is implemented in logic. When you turn on this option, it adds an input port, which when asserted performs an asynchronous reset of all the logic in the ALTLVDS_RX IP core excluding the PLL.</p>
<p><b>Use 'rx_channel_data_align' input port</b></p>	<p>Turn on this option to control bit insertion on a channel-by-channel basis to align the word boundaries of the incoming data. The data slips one bit for every pulse on the <code>rx_channel_data_align</code> port. This option is available only if you use a dedicated SERDES block.</p> <p>You can use control characters in the data stream so your logic can have a known pattern to search for. You can compare the data received for each channel, compare to the control character you are looking for, then pulse the <code>rx_channel_data_align</code> port as required until you successfully receive the control character.</p> <p>To use this port, you must meet the following requirements:</p> <ul style="list-style-type: none"> <li>• The minimum pulse width is one period of the parallel clock in the logic array (<code>rx_outclock</code>).</li> <li>• The minimum low time between pulses is one period of the parallel clock.</li> <li>• There is no maximum high or low time.</li> <li>• Valid data is available on the third parallel clock cycle after the rising edge of the <code>rx_channel_data_align</code> signal.</li> </ul>

Option	Description
<b>Enable independent bit-slip controls for each channel</b>	Turn on this option to allow an independent <code>rx_data_align</code> signal for each channel that independently control the bit-slip capability of each channel.  This option is available if you implement the SERDES in LEs.
<b>Add extra register for 'rx_data_align' input port</b>	Turn on this option to enable the synchronization register of the receiver. If you turn on this option, you can also add an extra register to register the <code>rx_data_align</code> port using the <code>rx_outclock</code> port. This option is available if you implement the SERDES in LEs.
<b>Use 'rx_data_align_reset' input port</b>	Turn on this option to create the reset port for the bit-slip circuitry. This option is available if you implement the SERDES in LEs.
<b>Which output synchronization buffer implementation should be used?</b>	Specifies where to implement the buffer. The values are <b>Use RAM Buffer</b> , <b>Use Multiplexer and synchronization register</b> , and <b>Use logic element based RAM buffer</b> . A value of <b>Use Multiplexer and synchronization register</b> implements a multiplexer instead of a buffer. A value of <b>Use RAM Buffer</b> implements a buffer in RAM blocks. A value of <b>Use logic element based RAM buffer</b> implements a buffer in logic elements. The <b>Use RAM Buffer</b> and <b>Use logic element based RAM buffer</b> values use more logic, but result in the correct word alignment. If omitted, the default value is <b>Use RAM Buffer</b> .
<b>Simulation Model (page 9)</b>	
<b>Simulation Libraries</b>	Specifies the libraries needed for functional simulation by third-party tools.
<b>Generate netlist</b>	Turn on this option to generate synthesis area and timing estimation netlist.
<b>Summary (page 10)</b>	
<b>Summary</b>	Specifies the types of files to be generated. A gray checkmark indicates a file that is automatically generated; a green checkmark indicates an optional file.  Choose from the following types of files: <ul style="list-style-type: none"> <li>• AHDL Include file (<i>&lt;function name&gt;.inc</i>)</li> <li>• VHDL component declaration file (<i>&lt;function name&gt;.cmp</i>)</li> <li>• Quartus Prime symbol file (<i>&lt;function name&gt;.bsf</i>)</li> <li>• Instantiation template file (<i>&lt;function name&gt;_inst.v</i> or <i>&lt;function name&gt;_inst.vhd</i>)</li> <li>• Verilog HDL block box file (<i>&lt;function name&gt;_bb.v</i>)</li> <li>• Pin Planner File (<i>&lt;function name&gt;_ppf</i>)</li> </ul> If you turn on the <b>Generate netlist</b> option, the file for that netlist is also available ( <i>&lt;function name&gt;_syn.v</i> ).

**Related Information****Introduction to Altera FPGA IP Cores**

Provides general information about all Altera FPGA IP cores, including parameterizing, generating, upgrading, and simulating IP cores.

**Command Line Interface Parameters**

Expert users can choose to instantiate and parameterize the IP core through the command-line interface using the clear box generator command. This method requires you to have command-line scripting knowledge.

The following table lists the parameters for the ALTLVDS\_TX IP core.

**Table 6: ALTLVDS\_TX Parameters**

Parameter	Type	Description
<code>common_rx_tx_pll</code>	String	<p>Specifies whether the compiler uses the same PLL for both the LVDS receiver and the LVDS transmitter, or multiple LVDS receivers, or multiple LVDS transmitters, or both. You can use common PLLs if the same input clock source, same deserialization factor, same <code>pll_areset</code> source, and same data rates are used. The values are <code>ON</code> and <code>OFF</code>. If omitted, the default value is <code>ON</code>.</p> <p>Only available for Arria GX, Arria II GX, Arria II GZ, Arria V, Arria V GZ, Cyclone, Cyclone II, Cyclone III, Cyclone IV, Cyclone 10 LP, HardCopy II, HardCopy III, HardCopy IV, Stratix, Stratix GX, Stratix II, Stratix II GX, Stratix III, Stratix IV, and Stratix V devices.</p>
<code>coreclock_divide_by</code>	Integer	<p>Specifies the core clock output frequency to either be core clock or core clock divided by 2. The value are 1 or 2.</p> <p>This parameter is only available when using odd SERDES factors. When using a divide-by factor of 1, fewer device resources are used, but you may not be able to achieve timing at higher data rates.</p> <p>Altera<sup>®</sup> recommends using a divide-by factor of two for higher data rates. This parameter is available for the Cyclone series.</p>

Parameter	Type	Description
<code>deserialization_factor</code>	Integer	<p>Specifies the number of bits per channel.</p> <p>The following is the device support and its values with normal mode:</p> <ul style="list-style-type: none"> <li>• Arria II GX, Arria II GZ, Arria V, Arria V GZ: 1 to 10</li> <li>• Arria GX: 1, 2, 4, to 10</li> <li>• Cyclone, Cyclone II, Cyclone III, Cyclone IV, Cyclone V, Cyclone 10 LP: 1, 2, 4, to 10</li> <li>• HardCopy II, HardCopy III, and HardCopy IV: 1, 2, 4, to 10</li> <li>• Stratix and Stratix GX: 1, 2, 4, 7, 8, to 10</li> <li>• Stratix II and Stratix II GX: 1, 2, 4, to 10</li> <li>• Stratix III, Stratix IV, and Stratix V: 1 to 10</li> </ul> <p>Arria GX, Arria II GX, Arria II GZ, HardCopy II, HardCopy III, HardCopy IV, Stratix, Stratix GX, Stratix II, Stratix II GX, Stratix III, and Stratix IV devices have the values of 1, 2, 4, to 10 with SERDES using logic cells.</p>
<code>enable_clk_latency</code>	String	<p>Specifies whether the PLLs use clock latency. The values are <code>ON</code> and <code>OFF</code>.</p>
<code>implement_in_les</code>	String	<p>Specifies whether to implement SERDES circuitry in logic cells, which allows the circuitry to behave similarly to Stratix LVDS circuitry. You must use the <code>implement_in_les</code> parameter for SERDES functions that require data rates that are lower than the dedicated circuitry. The values are <code>ON</code> and <code>OFF</code>. For Cyclone, Cyclone II, Cyclone III, Cyclone IV, and Cyclone 10 LP devices, the value is always <code>ON</code>.</p> <p>Available for all devices except the MAX series.</p> <p>The ALTLVDS_TX IP core starts its operation at the first rising edge of the fast clock, after the PLL has locked. This is intended for slow speeds and the bit alignment might be different from a dedicated SERDES implementation.</p>

Parameter	Type	Description
<code>inclock_data_alignment</code>	String	<p>Specifies the phase alignment of the <code>tx_in[]</code> and <code>tx_inclock</code> input ports in terms of the <code>tx_inclock</code> frequency. The clock phase alignment for the <code>inclock_data_alignment</code> parameter specifies the positive phase shift needed for the clock for alignment with the data.</p> <p>The following are the parameter values and its values in degrees (°):</p> <ul style="list-style-type: none"> <li>• <code>EDGE_ALIGNED</code>: 0°</li> <li>• <code>45_DEGREES</code>: 45°</li> <li>• <code>90_DEGREES</code>: 90°</li> <li>• <code>135_DEGREES</code>: 135°</li> <li>• <code>CENTER_ALIGNED</code>: 180°</li> <li>• <code>225_DEGREES</code>: 225°</li> <li>• <code>270_DEGREES</code>: 270°</li> <li>• <code>315_DEGREES</code>: 315°</li> </ul> <p>If omitted, the default value is <code>EDGE_ALIGNED</code>.</p> <p>Available for Arria GX, Arria II GX, Arria II GZ, Arria V, Arria V GZ, Cyclone, Cyclone II, Cyclone III, Cyclone IV, Cyclone 10 LP, HardCopy II, HardCopy III, HardCopy IV, Stratix, Stratix GX, Stratix II, Stratix II GX, Stratix III, Stratix IV, and Stratix V devices.</p>
<code>inclock_period</code>	Integer	<p>Specifies the input clock either by frequency (MHz in the parameter editor) or period (ps in HDL code). This parameter is required when the external PLL option is not used.</p>
<code>number_of_channels</code>	Integer	<p>Specifies the number of LVDS channels.</p>

Parameter	Type	Description
outclock_alignment	String	<p>Specifies the alignment of <code>tx_outclock</code> with respect to the VCO of a fast PLL. The clock phase alignment for the <code>outclock_alignment</code> parameter is data leading.</p> <p>This parameter is only used by the RTL simulation model and has no affect on how the Fitter sets the PLL parameters.</p> <p>Values are:</p> <ul style="list-style-type: none"> <li>EDGE_ALIGNED: 0°</li> <li>45_DEGREES: 45°</li> <li>90_DEGREES: 90°</li> <li>135_DEGREES: 135°</li> <li>CENTER_ALIGNED: 180°</li> <li>225_DEGREES: 225°</li> <li>270_DEGREES: 270°</li> <li>315_DEGREES: 315°</li> </ul> <p>If omitted, the default value is <code>EDGE_ALIGNED</code>.</p> <p>Available for all devices excluding the MAX series.</p>
outclock_divide_by	Integer	<p>Specifies the period of the <code>tx_outclock</code> port as <code>[INCLOCK_PERIOD * OUTCLOCK_DIVIDE_BY]</code> and the frequency of the <code>tx_outclock</code> port as <code>[INCLOCK_PERIOD/OUTCLOCK_DIVIDE_BY]</code>. The default value for this parameter is the value of the <code>deserialization_factor</code> parameter.</p> <p>Only available for Arria GX, Arria II GX, Arria II GZ, Arria V, Arria V GZ, Cyclone, Cyclone II, Cyclone III, Cyclone IV, Cyclone 10 LP, HardCopy II, HardCopy III, HardCopy IV, Stratix, Stratix GX, Stratix II, Stratix II GX, Stratix III, Stratix IV, and Stratix V devices.</p> <p>For more information about the <code>DESERIALIZATION_FACTOR</code> and <code>outclock_divide_by</code> values, refer to <a href="#">Table 7</a>.</p>

Parameter	Type	Description
outclock_duty_cycle	Integer	<p>Specifies the external clock timing constraints. A value of 50 is not supported in the outclock_duty_cycle parameter when the following is true:</p> <ul style="list-style-type: none"> <li>DESERIALIZATION_FACTOR value is 5, 7, or 9.</li> <li>OUTCLOCK_DIVIDE_BY value is equal to the value of DESERIALIZATION_FACTOR.</li> <li>OUTCLOCK_MULTIPLY_BY value is 2.</li> </ul> <p>This is always true for Cyclone II, Cyclone III, Cyclone IV, and Cyclone 10 LP devices, and true for Arria V, Arria V GZ, Stratix II, Stratix III, Stratix IV, and Stratix V devices when the implement_in_les parameter value is set to ON.</p>
outclock_multiply_by	Integer	<p>Specifies the multiplication factor. The values are 1 and 2. If omitted, the default value is 1.</p> <p>Only available for Cyclone, Cyclone II, Stratix, Stratix GX, and Stratix II devices.</p>
outclock_phase_shift	Integer	<p>This parameter is used to set the phase shift parameters used by the PLL.</p> <p>Specifies the phase shift of the output clock relative to the input clock. Phase shifts of 0.0, 0.25, 0.5, or 0.75 times the input period (0, 90, or 270°) are implemented precisely. The allowed range for the phase shift is between 0 ps and 1 input clock period. If the phase shift is outside this range, the compiler adjusts it to fall within this range. For other phase shifts, the compiler chooses the closest allowed value. If omitted, the default value is 0.</p>
outclock_resource	String	<p>Specifies the clock resource type to use with the tx_coreclock port. The values are AUTO, REGIONAL CLOCK, and GLOBAL CLOCK. If omitted, the default value is AUTO.</p> <p>Only available for Arria GX, Arria II GX, Arria II GZ, Arria V, Arria V GZ, Cyclone, Cyclone II, Cyclone III, Cyclone IV, Cyclone 10 LP, HardCopy II, HardCopy III, HardCopy IV, Stratix, Stratix GX, Stratix II, Stratix II GX, Stratix III, Stratix IV, and Stratix V devices.</p>

Parameter	Type	Description
<code>output_data_rate</code>	Integer	<p>Specifies the data rate out of the PLL. The multiplication value for the PLL is <code>OUTPUT_DATA_RATE / INCLOCK_PERIOD</code>.</p> <p>Only available for Arria GX, Arria II GX, Arria II GZ, Cyclone, Cyclone II, Cyclone III, Cyclone IV, Cyclone 10 LP, HardCopy II, HardCopy III, HardCopy IV, Stratix, Stratix GX, Stratix II, Stratix II GX, Stratix III, and Stratix IV devices.</p>
<code>pll_bandwidth_type</code>	String	<p>Specifies the loop filter bandwidth control setting on the PLL. The values are <code>LOW</code>, <code>MEDIUM</code>, and <code>HIGH</code>.</p> <p>This parameter is only available for the Stratix II device.</p>
<code>pll_self_reset_on_loss_lock</code>	String	<p>The values are <code>ON</code> and <code>OFF</code>. If omitted, the default value is <code>OFF</code>. When this parameter is enabled, the PLL is reset when it loses lock.</p> <p>This parameter is valid for Arria V, Arria V GZ, Cyclone III, Cyclone IV, Cyclone 10 LP, Stratix, Stratix II GX, Stratix III, and Stratix IV devices when the <code>implement_in_les</code> parameter is set is <code>ON</code>.</p>
<code>registered_input</code>	String	<p>Indicates whether the <code>tx_in[]</code> port is registered. The values are <code>ON</code>, <code>OFF</code>, <code>TX_INCLOCK</code>, and <code>TX_CORECLOCK</code>. If omitted, the default value is <code>ON</code> when using the <code>tx_coreclock</code> port to register the data in logic elements.</p> <p>The <code>TX_INCLOCK</code> and <code>TX_CORECLOCK</code> values are available for Arria GX, Arria II GX, Arria II GZ, Arria V, Arria V GZ, Cyclone, Cyclone II, Cyclone III, Cyclone IV, Cyclone 10 LP, HardCopy II, HardCopy III, HardCopy IV, Stratix, Stratix GX, Stratix II, Stratix II GX, Stratix III, Stratix IV, and Stratix V devices.</p> <p>If the <code>registered_input</code> parameter is set to <code>OFF</code>, you must pre-register the <code>tx_in[]</code> port in the logic feeding the transmitter.</p>

Parameter	Type	Description
use_external_pll	String	<p>Specifies whether the ALTLVDS_TX IP core generates a PLL or connect to a user-specified PLL.</p> <p>Altera recommends instantiating the external PLL with the parameter editor.</p> <p>Only available for Arria GX, Arria II GX, Arria II GZ, Arria V, Arria V GZ, Cyclone, Cyclone II, Cyclone III, Cyclone IV, Cyclone 10 LP, HardCopy II, HardCopy III, HardCopy IV, Stratix, Stratix GX, Stratix II, Stratix II GX, Stratix III, Stratix IV, and Stratix V devices.</p>
use_no_phase_shift	String	<p>When set to OFF, a phase shift of 90° is added to the clock to center the clock in the data. Use this parameter when the <code>implement_in_les</code> parameter value is set to ON for Cyclone II, Stratix II, Stratix III, and Stratix IV devices. The values are ON and OFF. If omitted, default value is ON. Altera recommends setting this parameter to OFF unless you have completed a phase adjustment.</p>

The following table lists the `DESERIALIZATION_FACTOR` and `outclock_divide_by` values.

**Table 7: DESERIALIZATION\_FACTOR and OUTCLOCK\_DIVIDE\_BY Values**

Devices	DESERIALIZATION_FACTOR Value	OUTCLOCK_DIVIDE_BY Value
Arria GX, Arria II GX, Arria II GZ, Arria V, Arria V GZ, HardCopy II, HardCopy III, HardCopy IV, Stratix II, Stratix II GX, Stratix III, Stratix IV, and Stratix V	4	2
		4
	5	5
		2
	6	6
		7
	8	2
		4
		8
	9	9
2		
10	10	

Devices	DESERIALIZATION_FACTOR Value	OUTCLOCK_DIVIDE_BY Value	
Stratix and Stratix GX	4	2	
		4	
	7	7	
		8	2
			4
	10	8	
		2	
	Cyclone, Cyclone II, Cyclone III, Cyclone IV, Cyclone V, and Cyclone 10 LP	4	10
			2
			4
5		8	
		2	
		5	
6		10	
		2	
		6	
7		12	
		2	
		7	
8		14	
		2	
		4	
		8	
9		16	
		2	
		9	
10		18	
	2		
	4		
	10		
		20	

The following table lists the parameters for the ALTLVDS\_RX IP core.

Table 8: ALTLVDS\_RX Parameters

Parameter	Type	Description
<code>buffer_implementation</code>	String	<p>Specifies where to implement the buffer. The values are <code>MUX</code>, <code>RAM</code>, and <code>LES</code>. A value of <code>MUX</code> implements a multiplexer instead of buffer implementation. A value of <code>RAM</code> implements a buffer in <code>RAM</code> blocks. A value of <code>LES</code> implements a buffer in logic elements. The <code>RAM</code> and <code>LES</code> values use more logic, but result in the correct word alignment. If omitted, the default value is <code>RAM</code>.</p> <p>To use the <code>buffer_implementation</code> parameter, the <code>implement_in_les</code> parameter must be turned <code>ON</code>. You can also use the <code>buffer_implementation</code> parameter with deserialization factors of 5, 7, or 9 only.</p>
<code>common_rx_tx_pll</code>	String	<p>Specifies whether the compiler uses the same PLL for both the LVDS receiver and the LVDS transmitter, or multiple LVDS receivers or multiple LVDS transmitters, or both. You can use common PLLs if the same input clock source, same deserialization factor, same <code>pll_areset</code> source, and same data rates are used. Values are <code>ON</code> and <code>OFF</code>. If omitted, the default value is <code>ON</code>.</p>
<code>data_align_rollover</code>	Integer	<p>Specifies, in pulses, when the DPA circuitry restores the serial data latency to 0. You must enable the <code>rx_dpa_locked</code> port and the <code>enable_dpa_mode</code> parameter if this parameter is specified. The legal integer value ranges from 1 to 11. If omitted, the default value is 4.</p>

Parameter	Type	Description
<code>deserialization_factor</code>	Integer	<p>Specifies the number of bits per channel.</p> <p>The values of this parameter for each supported device in normal mode are as follows:</p> <ul style="list-style-type: none"> <li>• Arria II GX, Arria II GZ, Arria V, Arria V GZ: 1 to 10.</li> <li>• Arria GX: 1, 2, 4, to 10.</li> <li>• Cyclone series: 1, 2, 4, to 10.</li> <li>• HardCopy II, HardCopy III, and HardCopy IV: 1, 2, 4, to 10.</li> <li>• Stratix and Stratix GX: 1, 2, 4, 7, 8, to 10.</li> <li>• Stratix II and Stratix II GX: 1, 2, 4, to 10.</li> <li>• Stratix III, Stratix IV, and Stratix V: 1, 2, 3, 4, to 10.</li> </ul> <p>Arria GX, Arria II GX, Arria II GZ, HardCopy II, HardCopy III, HardCopy IV, Stratix, Stratix II, Stratix II GX, Stratix III, and Stratix IV have the values of 1, 2, 4, to 10 with SERDES using logic cells.</p> <p>The values of this parameter for each supported device in DPA mode are as follows:</p> <ul style="list-style-type: none"> <li>• Arria II GX, Arria II GZ, Arria V, Arria V GZ: 1 to 10.</li> <li>• Arria GX: 1, 2, 4, to 10.</li> <li>• HardCopy II, HardCopy III, and HardCopy IV: 1, 2, 4, to 10.</li> <li>• Stratix GX: 8 and 10.</li> <li>• Stratix II and Stratix II GX: 1, 2, 4, to 10.</li> <li>• Stratix III, Stratix IV, and Stratix V: 1 to 10.</li> </ul>
<code>dpa_initial_phase_value</code>	Integer	<p>Specifies the initial phase value. The values are 0 through 7. If the parameter value is set to OFF, the <code>dpa_initial_phase_value</code> parameter is set to 0.</p>
<code>enable_dpa_calibration</code>	String	<p>The values are ON and OFF. The default value is ON. Set this parameter to ON to phase shift the PLL outputs when the <code>dpa_pll_cal_busy</code> signal is high.</p>
<code>enable_dpa_align_to_rising_edge_only</code>	String	<p>Specifies that the DPA aligns to the rising edge of data only. Values are ON and OFF. If omitted, the default value is OFF. A value of OFF specifies that the DPA aligns to both the rising and falling edge of data.</p>

Parameter	Type	Description
<code>enable_dpa_fifo</code>	String	Indicates whether the DPA FIFO buffer is enabled for this channel. You must enable the <code>rx_dpa_locked</code> port and <code>enable_dpa_mode</code> parameter if this parameter is specified. The values are <code>ON</code> and <code>OFF</code> . If omitted, the default value is <code>ON</code> . This parameter is available for Stratix GX devices in DPA mode only.
<code>enable_dpa_initial_phase_selection</code>	String	Specifies whether the <code>dpa_initial_phase_value</code> parameter is enabled. The values are <code>ON</code> and <code>OFF</code> . If omitted, the default value is <code>OFF</code> . When set to <code>OFF</code> , the <code>dpa_initial_phase_value</code> parameter value is set to 0.
<code>enable_dpa_mode</code>	String	Turns on DPA mode. The values are <code>ON</code> and <code>OFF</code> . If omitted, the default value is <code>OFF</code> .
<code>enable_dpa_pll_calibration</code>	String	The values are <code>ON</code> and <code>OFF</code> . The default value is <code>OFF</code> . Set this parameter to <code>ON</code> or <code>OFF</code> if you are instantiating the <code>ALTLVDS_RX</code> IP core in DPA mode with PLL calibration.
<code>enable_soft_cdr_mode</code>	String	Specifies whether the <code>rx_divfwdclk</code> port is used. When set to <code>ON</code> , the <code>rx_divfwdclk</code> port is driven by the DPA clock, and then it is divided down by the deserialization factor. When set to <code>ON</code> , the DPA FIFO is bypassed and <code>rx_fifo_reset</code> and <code>reset_fifo_on_first_lock</code> are ignored. The values are <code>ON</code> and <code>OFF</code> . If omitted, the default is <code>OFF</code> .
<code>implement_in_les</code>	String	Specifies whether to implement SERDES circuitry in logic cells, which allows the circuitry to behave similar to Stratix LVDS circuitry. Use the <code>implement_in_les</code> parameter for SERDES functions that require data rates that are lower than the dedicated circuitry. Values are <code>ON</code> and <code>OFF</code> . Note that the receiver IP core starts capturing the LVDS stream at the first rising edge of the fast clock, after the PLL has locked. This is intended for slow speeds and the bit alignment may be different from a hard SERDES implementation.

Parameter	Type	Description
<code>inclock_data_alignment</code>	String	<p>Specifies the phase alignment of the <code>rx_in</code> and <code>rx_inclock</code> input ports in terms of the <code>rx_inclock</code> frequency. The clock phase alignment for the <code>inclock_data_alignment</code> parameter specifies the positive phase shift needed for the clock for alignment with the data.</p> <p>This parameter is only used by the RTL simulation model and has no affect on how the Fitter sets the PLL parameters.</p> <p>The following are the parameter values and the corresponding phase shifts in degrees (°):</p> <ul style="list-style-type: none"> <li>• <code>EDGE_ALIGNED</code>: 0°</li> <li>• <code>45_DEGREES</code>: 45°</li> <li>• <code>90_DEGREES</code>: 90°</li> <li>• <code>135_DEGREES</code>: 135°</li> <li>• <code>CENTER_ALIGNED</code>: 180°</li> <li>• <code>225_DEGREES</code>: 225°</li> <li>• <code>270_DEGREES</code>: 270°</li> <li>• <code>315_DEGREES</code>: 315°</li> </ul> <p>If omitted, the default value is <code>EDGE_ALIGNED</code>.</p>
<code>inclock_period</code>	Integer	Specifies the period or frequency of the <code>rx_inclock</code> port. The default time unit is an integer in picoseconds (ps). In AHDL designs only, strings, such as 50.5 MHz, are acceptable.
<code>inclock_phase_shift</code>	Integer	This parameter is used to set the phase shift parameters used by the PLL. Specifies a phase shift in 15° increments.
<code>input_data_rate</code>	Integer	Specifies the data rate into the PLL. The multiplication value for the PLL is <code>INPUT_DATA_RATE/INCLOCK_PERIOD</code> .
<code>lose_lock_on_one_change</code>	String	Specifies when the DPA circuitry should lose lock. You must enable the <code>rx_dpa_locked</code> port and the <code>enable_dpa_mode</code> parameter if this parameter is specified. Values are <code>ON</code> and <code>OFF</code> . If omitted, the default value is <code>ON</code> .
<code>number_of_channels</code>	Integer	Specifies the number of LVDS channels.
<code>outclock_resource</code>	String	Specifies the clock resource type to use with the <code>rx_outclock</code> port. The values are <code>AUTO</code> , <code>Regional Clock</code> , and <code>Global Clock</code> . If omitted, the default value is <code>AUTO</code> .
<code>pll_operation_mode</code>	String	Specifies the source synchronous mode for Cyclone II and Stratix II device LE PLLs. The values are <code>NORMAL</code> and <code>SOURCE_SYNCHRONOUS</code> . If omitted, the default value is <code>NORMAL</code> .

Parameter	Type	Description
<code>pll_self_reset_on_loss_lock</code>	String	The values are <code>ON</code> and <code>OFF</code> . If omitted, the default value is <code>OFF</code> . When this parameter is enabled, the PLL is reset when it loses lock. This parameter is valid for Cyclone III, Cyclone IV, Cyclone 10 LP, Stratix III, and Stratix IV devices when the <code>implement_in_les</code> parameter is set to <code>ON</code> .
<code>port_rx_channel_data_align</code>	String	Edge-sensitive bit-slip control signal. Each rising edge on this signal causes the data re-alignment circuitry to shift the word boundary by one bit. The minimum pulse width requirement is one parallel clock cycle. There is no maximum pulse width requirement. Determines if the <code>rx_channel_data_align</code> port is used or unused. The values are <code>PORT_USED</code> , <code>PORT_UNUSED</code> , and <code>PORT_CONNECTIVITY</code> . When set to <code>PORT_USED</code> , the <code>rx_channel_data_align</code> port is used. When set to <code>PORT_UNUSED</code> , the <code>rx_channel_data_align</code> port is unused. When set to <code>PORT_CONNECTIVITY</code> , the Quartus Prime software checks the connectivity of the <code>rx_channel_data_align</code> port to determine port usage. If omitted, the default value is <code>PORT_CONNECTIVITY</code> .
<code>port_rx_data_align</code>	String	Determines if the <code>rx_align_data_reg</code> port is used or unused. The values are <code>PORT_USED</code> , <code>PORT_UNUSED</code> , and <code>PORT_CONNECTIVITY</code> . When set to <code>PORT_USED</code> , the <code>rx_align_data_reg</code> port is used. When set to <code>PORT_UNUSED</code> , the <code>rx_align_data_reg</code> port is unused. When set to <code>PORT_CONNECTIVITY</code> , the Quartus Prime software checks the connectivity of the <code>rx_align_data_reg</code> port to determine port usage. If omitted, the default value is <code>PORT_CONNECTIVITY</code> .
<code>registered_data_align_input</code>	String	Specifies whether the <code>rx_align_data_reg</code> port is registered. The values are <code>ON</code> and <code>OFF</code> . If omitted, the default is <code>ON</code> . Only available for Stratix and Stratix GX devices.
<code>registered_output</code>	String	Indicates whether the <code>rx_out[]</code> port should be registered. The values are <code>ON</code> and <code>OFF</code> . If omitted, the default is <code>ON</code> . If the <code>registered_output</code> parameter is set to <code>OFF</code> , you should pre-register the <code>rx_out[]</code> port in the logic feeding the receiver.

Parameter	Type	Description
<code>reset_fifo_at_first_lock</code>	String	Specifies when the bit-serial FIFO resets. Normally, the bit-serial FIFO is reset when the DPA circuitry is locked or reset through the <code>rx_reset</code> port. The <code>rx_dpa_locked</code> port and the <code>enable_dpa_mode</code> parameter must be enabled if this parameter is specified. The values are <code>ON</code> and <code>OFF</code> . If omitted, the default value is <code>ON</code> . Only available for Arria GX, Arria II GX, Arria II GZ, Stratix II and Stratix II GX devices.
<code>rx_align_data_reg</code>	String	Controls byte alignment circuitry. If omitted, the default value is <code>RISING_EDGE</code> . This port is available for Stratix III devices only.
<code>use_coreclock_input</code>	String	Indicates whether the <code>rx_coreclk</code> port or the clock from PLL is used as the non-peripheral clock. You must connect the <code>rx_coreclk</code> port if you turn on this parameter. The values are <code>ON</code> and <code>OFF</code> . If omitted, the default value is <code>OFF</code> . This parameter is only available for Stratix GX devices. This parameter is available in DPA mode only.
<code>use_external_pll</code>	String	Specifies whether the <code>ALTVDS_RX</code> IP core generates a PLL or connect to a user-specified PLL. Altera recommends instantiating the external PLL with the parameter editor. Only available for Arria GX, Arria II GX, Arria II GZ, Arria V, Arria V GZ, Cyclone, Cyclone II, Cyclone III, Cyclone IV, Cyclone 10 LP, HardCopy II, HardCopy III, HardCopy IV, Stratix, Stratix GX. Stratix II, Stratix II GX, Stratix III, Stratix IV, and Stratix V devices. This option is not available when using deserialization factor of 1 and 2 in the Cyclone series.
<code>use_no_phase_shift</code>	String	The values are <code>ON</code> and <code>OFF</code> . If omitted, default value is <code>ON</code> . Altera recommends setting this parameter to <code>OFF</code> unless you have done a phase adjustment. When set to <code>OFF</code> , a phase shift of 90° is added to the clock to center the clock in the data. Use this parameter when the <code>pll_operation_mode</code> parameter value is set to <code>SOURCE_SYNCHRONOUS</code> for Cyclone II and Stratix II devices.

#### Related Information

[Generating ALTVDS IP Core Using Clear Box Generator](#) on page 59

## Ports

This section describes the ports for the ALTLVDS\_TX and ALTLVDS\_RX IP cores.

### ALTLVDS\_TX Ports

The following table lists the input and output ports for the ALTLVDS\_TX IP core.

$n$  is the number of channels.  $m$  is the `deserialization_factor` × `number_of_channels`.

**Note:** If you use dedicated SERDES, regardless of device family, you do not need to make additional constraints on the data port.

**Table 9: ALTLVDS\_TX Input and Output Ports**

For Stratix IV, Arria II, Cyclone IV, and Cyclone 10 LP devices, use the ALTPLL IP core. For Stratix V, Arria V, and Cyclone V devices use the Altera PLL IP core.

Port Name	Direction	Width (Bit)	Description
<code>pll_areset</code>	Input	1	Asynchronously resets all counters to the initial values.
<code>sync_inclock</code>	Input	1	Optional clock for the input registers.
<code>tx_data_reset</code>	Input	$n$	Asynchronous reset for the shift registers, capture registers, and synchronization registers for all channels. This port is available only when <code>implement_in_les</code> parameter is set to ON. This port does not affect the data realignment block or the PLL.
<code>tx_enable</code>	Input	1	Enables external PLL usage. When the <code>tx_enable</code> port is specified, connect the port to the <code>enable0</code> or <code>enable1</code> port of a PLL IP core instance. However, the <code>enable0</code> , <code>enable1</code> ports and the <b>Set up PLL in LVDS mode</b> option are available for Stratix II devices only.
<code>tx_in[]</code>	Input	$m$	This is parallel data which needs to be serially transmitted by the IP core. Input data must be synchronous to the <code>tx_coreclock</code> signal. The data bus width per channel is the same as the serialization factor (SF)

Port Name	Direction	Width (Bit)	Description
tx_inclock	Input	1	<p>Reference clock input for the transmitter PLL.</p> <p>The parameter editor automatically selects the appropriate PLL multiplication factor based on the data rate and reference clock frequency selection.</p> <p>When using Stratix II devices in external PLL mode, connect the tx_inclock port to the sclkout0 or sclkout1 port. When using Cyclone and Cyclone II devices in external PLL mode, connect the tx_inclock port to other clocks.</p> <p>Refer to the respective device handbook for supported input clock frequency ranges.</p>
tx_pll_enable	Input	1	Enables control for the LVDS PLL.
tx_syncclock	Input	1	<p>Slow clock input port.</p> <p>In the Quartus Prime software version 8.0 or later, the tx_syncclock port is necessary for even deserialization factors in external PLL mode.</p>
tx_coreclock	Output	1	Output clock used to feed non-peripheral logic. FPGA fabric-transmitter interface clock. The parallel transmitter data generated in the FPGA fabric must be clocked with this clock.
tx_locked	Output	1	<p>Provides the LVDS PLL status.</p> <p>This port stays high when the PLL is locked to the input reference clock, and stays low when the PLL fails to lock.</p>
tx_out[]	Output	$n$	<p>Serialized LVDS data output port of <math>n</math> channels wide.</p> <p><math>tx\_out[(n-1)..0]</math> drives parallel data from <math>tx\_in[(J * n)-1..0]</math> where <math>J</math> is the serialization factor and <math>n</math> is the number of channels. <math>tx\_out[0]</math> drives data from <math>tx\_in[(J-1)..0]</math>. <math>tx\_out[1]</math> drives data from the next <math>J</math> number of bits on <math>tx\_in</math>.</p>
tx_outclock	Output	1	<p>External reference clock.</p> <p>The frequency of this clock is programmable to be the same as the data rate (up to 717 MHz), half the data rate, or one-fourth the data rate. The phase offset of this clock, with respect to the serial data, is programmable in increments of 45°.</p>

**Related Information**

- [Introduction to Altera FPGA IP Cores](#)  
Provides general information about all Altera FPGA IP cores, including parameterizing, generating, upgrading, and simulating IP cores.
- [PLL Clock Signals for LVDS Interface in External PLL Mode](#) on page 55

**ALTLVDS\_RX Ports**

The following table lists the input and output ports for the ALTLVDS\_RX IP core.

**Note:**  $n$  is the number of channels.  $m$  is the `deserialization_factor` × `number_of_channels`.

**Table 10: ALTLVDS\_RX Input and Output Ports**

For Stratix IV, Arria II, Cyclone IV, and Cyclone 10 LP devices, use the ALTPLL IP core. For Stratix V, Arria V, and Cyclone V devices use the Altera PLL IP core.

Port Name	Direction	Width (Bit)	Description
<code>dpa_pll_recal</code>	Input	1	Enables dynamic recalibration without resetting the DPA circuitry or the PLL. Only available in DPA mode when PLL calibration is enabled.
<code>pll_areset</code>	Input	1	Asynchronously resets all counters to initial values. The minimum pulse width requirement for this signal is 10 ns.
<code>pll_phasedone</code>	Input	1	Specifies whether dynamic phase reconfiguration is complete. Only available when using an external PLL when PLL calibration is enabled.
<code>rx_cda_reset</code>	Input	$n$	Asynchronous reset to the data realignment circuitry. The minimum pulse width requirement for this reset is one parallel clock cycle. This signal resets the data realignment block.  This port is not available for Arria V and Cyclone V devices. You can reset the CDA or bitslip in Arria V and Cyclone V devices by asserting the <code>rx_channel_data_align</code> signal until the bitslip counter rolls over.
<code>rx_channel_data_align</code>	Input	$n$	Controls byte alignment circuitry.
<code>rx_coreclk</code>	Input	$n$	LVDS reference input clock. Replaces the non-peripheral clock from the PLL. One clock for each channel.
<code>rx_data_align</code>	Input	1	Controls byte alignment circuitry. You can register this port using the <code>rx_outclock</code> port. This port is available when <code>implement_in_1es</code> parameter is set to ON and can be implemented using flexible LVDS.

Port Name	Direction	Width (Bit)	Description
rx_data_align_reset	Input	1	Resets the byte alignment circuitry. Use the rx_data_align_reset input port when you need to reset the PLL during device operation and when you need to re-establish the word alignment. This port is available when implement_in_les parameter is set to ON.
rx_data_reset	Input	<i>n</i>	Asynchronous reset for all channels, excluding the PLL.
rx_deskew	Input	1	Specifies whether to activate calibration mode.
rx_dpa_lock_reset	Input	<i>n</i>	Forces the rx_dpa_locked port to low and forces the lock counter to start counting again.
rx_dppll_enable	Input	<i>n</i>	Enables the data path that flows through the DPA circuit. This port is available only when DPA mode is enabled. This port is supported in Arria GX, HardCopy II, Stratix II, and Stratix II GX devices only.
rx_dppll_hold	Input	<i>n</i>	Prevents the DPA circuitry from switching to a new phase. When low, the DPA tracks any dynamic phase variations between the clock and data. When high, the DPA holds the last locked phase and does not track any dynamic phase variations between the clock and data. This port is not available in non-DPA mode.
rx_dppll_reset	Input	<i>n</i>	Asynchronous reset for all channels.
rx_enable	Input	1	Enables external PLL usage. When the rx_enable port is specified, it must connect to the enable0 or enable1 port of a PLL IP core instance configured in LVDS mode. However, the enable0, enable1 ports and the <b>Set up PLL in LVDS mode</b> option are available for Stratix II devices only.
rx_fifo_reset	Input	<i>n</i>	Asynchronous reset to the FIFO between the DPA and the data realignment circuits. The synchronizer block must be reset after a DPA loses lock condition and the data checker shows corrupted received data. The minimum pulse width requirement for this reset is one parallel clock cycle. This signal resets the FIFO block. Only available when DPA mode is enabled.

Port Name	Direction	Width (Bit)	Description
rx_in[]	Input	$n$	LVDS serial data input port of $n$ channels wide. rx_in[( $n-1$ )..0] is deserialized and driven on rx_out[( $J * n$ )-1..0] where $J$ is the deserialization factor and $n$ is the number of channels. rx_in[0] drives data to rx_out[( $J-1$ )..0]. rx_in[1] drives data to the next $J$ number of bits on rx_out.
rx_inclock	Input	1	LVDS reference input clock. The parameter editor automatically selects the appropriate PLL multiplication factor based on the data rate and reference clock frequency selection. When using Stratix II devices in external PLL mode, connect the rx_inclock port to the sclkout0 or sclkout1 port. When using Cyclone and Cyclone II devices in external PLL mode, connect the rx_inclock port to other clocks. Refer to the respective device handbook for supported input clock frequency ranges.
rx_pll_enable	Input	1	Enables control for the LVDS PLL.
rx_readclock	Input	1	Clock input port for reading operation.
rx_reset	Input	$n$	Asynchronous reset to the DPA circuitry and FIFO. The minimum pulse width requirement for this reset is one parallel clock cycle. This signal resets DPA and FIFO blocks. You can connect this port if the enable_dpa_mode parameter is turned on.
rx_syncclock	Input	1	Slow clock input port.
dpa_pll_cal_busy	Output	1	Busy signal that is asserted high when PLL calibration occurs. PLL clock signals are phase adjusted for two fast clock cycles ahead. Available only when DPA mode with PLL calibration is enabled.
pll_phasecounterselect	Output	1	Specifies the PLL counter select. Available only when DPA mode with PLL calibration is enabled.
pll_phasestep	Output	1	Specifies dynamic phase shifting. Available only when DPA mode with PLL calibration is enabled.
pll_phaseupdown	Output	1	Specifies dynamic phase adjustment. Available only when DPA mode with PLL calibration is enabled.
pll_scanclk	Output	1	Clock signal for the serial scan chain. Available only when DPA mode with PLL calibration is enabled.

Port Name	Direction	Width (Bit)	Description
<code>rx_cda_max</code>	Output	$n$	Data re-alignment (bit slip) roll-over signal. When high for one parallel clock cycle, this signal indicates that the user-programmed number of bits for the word boundary to roll-over have been slipped. Indicates when the next <code>rx_channel_data_align</code> pulse restores the serial data latency back to 0.
<code>rx_divfwdclk</code>	Output	$n$	Parallel DPA clock to the FPGA fabric logic array. The parallel receiver output data to the FPGA fabric logic array is synchronous to this clock in soft-CDR mode. This signal is not available in non-DPA and DPA modes. Divides and forwards the clock to the source from the DPA block of the clock channel. When the <code>enable_soft_cdr_mode</code> parameter is set to ON, the <code>rx_divfwdclk</code> port is used. When set to ON, the <code>rx_divfwdclk</code> port clocks the synchronization registers.
<code>rx_dpa_locked</code>	Output	$n$	Indicates whether the channel is locked to DPA mode. This signal only indicates an initial DPA lock condition to the optimum phase after power up or reset. This signal is not deasserted if the DPA selects a new phase out of the eight clock phases to sample the received data. You must not use the <code>rx_dpa_locked</code> signal to determine a DPA loss-of-lock condition.
<code>rx_locked</code>	Output	1	Provides the LVDS PLL status. Stays high when the PLL is locked to <code>rx_inclock</code> , and stays low when the PLL fails to lock.
<code>rx_out</code>	Output	$m$	Receiver parallel data output. The data bus width per channel is the same as the deserialization factor (DF). The output data is synchronous to the <code>rx_outclock</code> signal in non-DPA and DPA modes. It is synchronous to the <code>rx_divfwdclk</code> signal in soft-CDR mode.
<code>rx_outclock</code>	Output	1	Parallel output clock from the receiver PLL. The parallel data output from the receiver is synchronous to this clock in non-DPA and DPA modes. This port is not available when you turn on the Use External PLL option in the parameter editor. The FPGA fabric-receiver interface clock must be driven by the PLL instantiated through the PLL IP core parameter editor.

### Related Information

- [Introduction to Altera FPGA IP Cores](#)  
Provides general information about all Altera FPGA IP cores, including parameterizing, generating, upgrading, and simulating IP cores.
- [PLL Clock Signals for LVDS Interface in External PLL Mode](#) on page 55

## Prototypes and Component Declarations

This section describes the prototypes and component declarations of the ALTLVDS\_TX and ALTLVDS\_RX IP cores.

### Verilog HDL Prototype

You can locate the Verilog HDL prototype in the Verilog Design File (.v) **altera\_mf.v** in the <Quartus Prime *installation directory*>\eda\synthesis directory.

### VHDL Component Declaration

You can locate VHDL component declaration in the VHDL Design File (.vhd) **altera\_mf\_components.vhd** in the <Quartus Prime *installation directory*>\libraries\vhdl\altera\_mf directory.

### VHDL LIBRARY-USE Declaration

The VHDL LIBRARY-USE declaration is not required if you use the VHDL Component Declaration.

```
LIBRARY altera_mf;  
USE altera_mf.altera_mf_components.all;
```

## Functional Description

This section describes the various receiver modes and features, the functionality of the ports and the timing analysis of the IP cores.

### Receiver Modes

The physical medium connecting the transmitter and receiver LVDS channels may introduce a skew between the serial data and the source-synchronous clock. The instantaneous skew between each LVDS channel and the clock also varies with the jitter on the data and clock signals as seen by the receiver.

The three receiver modes provide different options to overcome skew between the source-synchronous clock (non-DPA, DPA) /reference clock (soft-CDR) and the serial data.

The ALTLVDS\_RX IP core supports the following receiver modes:

- [DPA Mode](#)
- [Non-DPA Mode](#)
- [Soft-CDR Mode](#)

## DPA Mode

In DPA mode, the DPA circuitry automatically chooses the best phase to compensate for the skew between the source-synchronous clock and the received serial data.

## Non-DPA Mode

Non-DPA mode allows you to statically select the optimal phase between the source synchronous clock and the received serial data to compensate for the skew.

## Soft-CDR Mode

The soft-CDR mode removes the clock from the clock-embedded data, a capability required for the serial gigabit media independent interface (SGMII) protocol. The PLL requires a reference clock, but the reference clock need not be source-synchronous with the data.

### Clock Forwarding

In soft-CDR mode, the ALTLVDS\_RX IP core divides the DPA clock and the data by the deserialization factor. The newly divided clock signal, `rx_divfwdclk`, is then placed on the PCLK network, which carries the clock signal to the core. In supported devices, each LVDS channel can be in soft-CDR mode and can drive the core using the PCLK network. The clock forwarding feature is supported in Arria II GX, Arria II GZ, Arria V, Arria V GZ, HardCopy III, HardCopy IV, Stratix III, Stratix IV, and Stratix V devices.

**Note:** For more information about periphery clock networks for specific devices, refer to the *Clock Networks and PLLs* chapter in volume 1 of the respective device handbook.

When using soft-CDR mode, the `rx_reset` port must not be asserted after the DPA training is asserted because the DPA continuously chooses new phase taps from the PLL to track parts per million (ppm) differences between the reference clock and incoming data. The parallel clock `rx_outclock`, generated by the left and right PLL, is also forwarded to the FPGA fabric.

**Note:**


- For ppm tolerance specifications between the source clock and received data, refer to the appropriate device data sheet or device handbook for each device.
- For more information about receiver modes, refer to the *High-Speed Differential I/O Interfaces* chapter in the respective device handbook.

The **Standard Mode** on page 40 and **No Output Register Mode** on page 41 sections describe the implementation of soft-CDR mode in the ALTLVDS\_RX block.

### Standard Mode

The following figure shows the implementation of soft-CDR mode in standard mode. In standard mode, the first two stages of core-capture registers are created automatically by the ALTLVDS\_RX parameter editor. You must clock any additional user registers from the positive edge of the `rx_divfwdclk` clock; using the negative edge makes it harder to meet timing, and the duty cycle is not guaranteed.

Figure 1: ALTLVDS\_RX Block in Standard Mode




**Note:** For LVDS RX channel operating in soft-CDR mode, Altera recommends you to use `rx_divfwdclk` (instead of any static clock) as the SignalTap capturing clock. Using static clock as the SignalTap capturing clock leads to bit error during the SignalTap sampling.

### No Output Register Mode

The following figure shows the implementation of soft-CDR mode in no-output register mode. In this mode, you must create the capture registers by the user logic. To ensure even slack for both setup and hold, you must clock the first capture register stage by the falling edge of the `rx_divfwdclk` clock and clock the second stage of the registers by the rising edge of the `rx_divwdclk` clock. The register clocking method gives the equivalent implementation as the standard mode implementation.

Figure 2: ALTLVDS\_RX Block in No Output Register Mode



## DPA PLL Calibration

The following sections describe DPA PLL calibration and its effects in Stratix III, Stratix IV, Stratix IV Engineering Sample (ES), and Arria II devices.

- [DPA PLL Calibration in Stratix IV ES Devices](#) on page 42
- [DPA PLL Calibration in Arria II and Stratix IV Devices and Later](#) on page 43
- [Effects of DPA PLL Calibration](#) on page 44

### Related Information


[High-Speed Differential I/O Interfaces and DPA in Arria V Devices, Volume 1: Device Interfaces and Intergration, Arria V Device Handbook](#)

## DPA PLL Calibration in Stratix IV ES Devices

Applications using a fixed, cyclical training pattern with sparse data transitions can cause the PLL phase to remain unchanged, which results in DPA misalignment. When DPA misaligns the DPA circuitry remains at the initial configured phase or takes a significantly longer time to lock onto the optimum phase. A non-ideal phase might result in data bit errors, even after the DPA lock signal goes high. Resetting the DPA circuit may not solve the problem.

The following figure shows that the DPA takes longer time to lock onto the optimum phase even after the `rx_reset` and `rx_dpa_locked` signals are asserted, resulting in data errors.

Figure 3: DPA Misalignment Issue



In the Quartus Prime software versions 9.0 and later, the DPA PLL calibration feature is added to the ALTLVDS\_RX IP core to overcome the DPA misalignment issue found in Stratix IV ES devices; the Stratix IV production devices are not affected. The DPA PLL calibration feature is available when the LVDS receiver is configured in DPA or soft-CDR mode. DPA PLL calibration phase-shifts the PLL outputs to induce progress in the PLL's phase-detect up and down counter and to facilitate a new phase selection.

The following events occur during the DPA PLL calibration process:

1. The ALTLVDS\_RX IP core counts 256 data transitions; the PLL calibrates the phase forward by two clocks.
2. The ALTLVDS\_RX IP core counts 256 transitions; the PLL calibrates the phase backward by two clocks so that the PLL timing returns to normal.
3. The ALTLVDS\_RX IP core counts 256 data transitions, and then asserts the `rx_dpa_locked` signal.

**Note:** For more information about DPA lock time specification, refer to the Device Data Sheet chapter in the respective device handbook.

#### Related Information

[DPA Misalignment, Errata Sheet for Stratix IV GX Devices](#)

### DPA PLL Calibration in Arria II and Stratix IV Devices and Later

Starting with the Arria II device and the production versions of Stratix IV devices, DPA PLL calibration is implemented for each receiver channel independently using delay elements in the LVDS receiver path. Anytime the `rx_reset` port is deasserted for a receiver channel, the DPA circuitry is reset, and the calibration and locking process begins. The DPA circuitry in an LVDS receiver can reset at any time without impacting other LVDS receivers sharing the same PLL.

1. The following events occur during the DPA calibration process:
2. The ALTLVDS\_RX IP core counts 256 data transitions, then inserts delay elements on the LVDS receiver data path to skew the clock and data relationship.
3. The ALTLVDS\_RX IP core counts 256 data transitions, then removes the delay elements on the LVDS receiver data path, restoring the original clock to data relationship.
4. The ALTLVDS\_RX IP core counts 256 data transitions, and then asserts the `rx_dpa_locked` signal.

With the Stratix IV production devices, you can choose to use the DPA PLL calibration method to be backward compatible with Stratix III and Stratix IV ES devices by turning on **Enable PLL calibration** in the ALTLVDS\_RX parameter editor. If you turn off **Enable PLL calibration** in the ALTLVDS\_RX parameter editor, the receiver IP core uses delay elements in the receiver data path.

Arria II devices always use the DPA calibration method using delay elements in the receiver data path.

## Effects of DPA PLL Calibration

There are two notable effects when DPA PLL calibration is enabled: effect on the timing of the logic clocked by the PLL, and effect related to the merging PLLs.

During PLL phase calibration, the I/O timing is pulled in by quarter of the voltage-controlled oscillator (VCO) period. All outputs of the PLL, including the slow clock, are affected. All HSIO TX data from interfaces, clocked by the affected PLL, clocks out quarter of the VCO period earlier. Likewise, all HSIO RX data clocks quarter cycle out of phase with the VCO but has less time to be sampled. For the slow clock that drives the core and the system, there is a loss of quarter of the VCO period on internal timing, across clock domain transfers in the core. The quarter period-pull greatly affects a design that has cross-clock transfer without using a FIFO, and the two clocks are not from the same PLL.

If DPA PLL calibration is enabled, PLLs, between receiver and transmitter instances or multiple receiver instances, do not merge even if the **Share PLLs for receivers and transmitters** setting is enabled. To force merging of such PLLs, use `FORCE_MERGE_PLLS=ON` setting in the Quartus Prime Settings File (`.qsf`).

### Related Information

[Altera Quartus Prime Standard Edition Settings File Reference Manual](#)

## Initialization and Reset

This section describes the initialization and reset aspects, using control characters. This section also provides a recommended initialization and reset flow for the ALTLVDS\_TX and ALTLVDS\_RX IP cores.

### Initializing ALTLVDS\_TX and ALTLVDS\_RX

With the ALTLVDS\_TX and ALTLVDS\_RX IP cores, the PLL is locked to the reference clock prior to implementing the SERDES blocks for data transfer. The PLL starts to lock to the reference clock during device initialization. The PLL is operational when the PLL achieves lock during user mode. If the clock reference is not stable during device initialization, the PLL output clock phase shifts becomes corrupted.

When the PLL output clock phase shifts are not set correctly, the data transfer between the high-speed LVDS domain and the low-speed parallel domain might not be successful, which leads to data corruption. Assert the `pll_areset` port for at least 10 ns, and then deassert the `pll_areset` port and wait until the PLL lock becomes stable. After the PLL lock port asserts and is stable, the SERDES blocks are ready for operation.

When using DPA, further steps are required for initialization and reset recovery. The DPA circuit samples the incoming data and finds the optimal phase tap from the PLL to capture the data on a receiver channel-

by-channel basis. If the PLL has not locked to a stable clock source, the DPA circuit might lock prematurely to a non-ideal phase tap. Use the `rx_reset` port to keep the DPA in reset until the PLL lock signal is asserted and stable.

In Stratix GX, Stratix II, Stratix II GX, HardCopy II, and Arria GX devices, when using the `rx_reset` port, the `ALTLVDS_RX` parameter editor allows you to choose whether or not to automatically reset the bit serial FIFO when the `rx_dpa_locked` signal asserts for the first time. This is a useful feature because it keeps the synchronizer FIFO in reset until the DPA locks. To provide optimal timing between the DPA domain, it is important to keep the FIFO in reset until the DPA locks.

With Stratix III, HardCopy III, Arria II GX, Arria II GZ devices and later generations of these devices, the `rx_dpa_lock` signal asserts only after a specific number of transitions are detected in the parallel data stream. You must not assert `rx_fifo_reset` port until the `rx_dpa_lock` signal asserts, otherwise, there will be no data transitions in the parallel data, and the `rx_dpa_lock` signal will never assert.

**Note:** Altera recommends asserting the `rx_fifo_reset` port after the `rx_dpa_locked` signal asserts, and then deassert the `rx_fifo_reset` port to begin receiving data.

Each time the DPA shifts the phase taps during normal operation to track variations between the relationship of the reference clock source and the data, the timing margin for the data transfer between clock domains is reduced.

For Stratix GX, Stratix II, Stratix II GX, HardCopy II, and Arria GX devices, when the `ALTLVDS_RX` IP core deasserts the `rx_dpa_locked` port to indicate that the DPA has selected a new phase tap to capture the data. You can choose the options in the `ALTLVDS_RX` parameter editor if you want the DPA lock signal to deassert after one phase step, or after two phase steps in the same direction (check device family availability for this option).

With Stratix III, HardCopy III, Arria II GX, Arria II GZ devices and later generations of these devices, the `ALTLVDS_RX` asserts the `rx_dpa_locked` port upon initial DPA lock. This port remains asserted throughout the operation until the `ALTLVDS_RX` IP core asserts the `rx_reset` or `rx_dpa_lock_reset` ports. The `rx_dpa_locked` port does not indicate if the DPA has selected a new phase.

**Note:** Altera recommends using the data checkers to ensure data accuracy.

## Resetting the DPA

When the data becomes corrupted, you must reset the DPA circuitry using the `rx_reset` port and `rx_fifo_reset` port.

Assert the `rx_reset` port to reset the entire DPA block. This requires the DPA to be trained before it is ready for data capture.

**Note:** Altera recommends using the option to automatically reset the bit serial FIFO when the `rx_dpa_locked` signal rises for the first time, if available for your device family; otherwise, toggle the `rx_fifo_reset` port after `rx_dpa_locked` is asserted. This option ensures the synchronization FIFO is set with the optimal timing to transfer data between the DPA and high-speed LVDS clock domains.

Assert the `rx_fifo_reset` port to reset only the synchronization FIFO. This allows you to continue system operation without having to re-train the DPA. Using this port can fix data corruption because it resets the FIFO; however, it does not reset the DPA circuit. In Stratix GX, Stratix II, Stratix II GX, HardCopy II, and Arria GX devices, the `rx_dpa_locked` port remains in its previous state; if it was deasserted, it remains deasserted and you are not be able to use it to know when the DPA is using the ideal phase tap for data capture.

When the DPA is locked, the `ALTLVDS` block is ready to capture data. The DPA finds the optimal sample location to capture each bit. The next step is to set up the word boundary using custom logic to control the `rx_channel_data_align` port on a channel-by-channel basis.

The word aligner or the bit-slip circuit can be reset using the `rx_cda_reset` port. This circuit can be reset anytime and is not dependent on the PLL or DPA circuit operation.

## Aligning the Word Boundaries

To align the word boundaries, it is useful to have control characters in the data stream so that your logic can have a known pattern to search for. You can compare the data received for each channel, compare to the control character you are looking for, then pulse the `rx_channel_data_align` port as required until you successfully receive the control character.

**Note:** Altera recommends setting the `rx_cda_max[ ]` port to the deserialization factor or higher, which allows enough depth in the bit slip circuit to roll through an entire word if required.

If you do not have control characters in the received data, you need a deterministic relationship between the reference clock and data to predict the word boundary using timing simulation or laboratory measurements. The only way to ensure a deterministic relationship on the default word position in the SERDES when the device powers up, or anytime the PLL is reset, is to have a reference clock equal to the data rate divided by the deserialization factor. For example, if the data rate is 800 Mbps, and the deserialization factor is 8, the PLL requires a 100-MHz reference clock. This is important because the PLL locks to the rising edge of the reference clock. If you have one rising edge on the reference clock per serial word received, the deserializer always starts at the same position. Using timing simulation, or lab measurements, monitor the parallel words received and determine how many pulses are required on the `rx_channel_data_align` port to set your word boundaries. You can create a simple state machine to apply the required number of pulses when you enter user mode, or anytime you reset the PLL and DPA blocks.

## Recommended Initialization and Reset Flow

Altera recommends that you follow these steps to initialize and reset the ALTLVDS IP cores:

1. During entry into user mode, or anytime in user mode operation when the interface requires a reset, assert the `pll_areset` and `rx_reset` ports.
2. Deassert the `pll_areset` port and monitor the `rx_locked` port (`rx_locked` is the PLL lock indicator).
3. Deassert the `rx_reset` port after the `rx_locked` port becomes asserted and stable.
4. Apply the DPA training pattern and allow the DPA circuit to lock. (If a training pattern is not available, any data with transitions is required to allow the DPA to lock.) Refer to the respective device data sheet for DPA lock time specifications.
5. Wait for the `rx_dpa_locked` port to assert.
6. Beginning with Stratix III, HardCopy III, Arria II GX, and Arria II GZ devices, assert `rx_fifo_reset` for at least one parallel clock cycle, and then de-assert `rx_fifo_reset`.
7. Assert the `rx_cda_reset` port for at least one parallel clock cycle, and then deassert the `rx_cda_reset` port.
8. Begin word alignment by applying pulses as required to the `rx_channel_data_align` port.
9. When the word boundaries are established on each channel, the interface is ready for operation.

## Source-Synchronous Timing Analysis and Timing Constraints

This section defines the source-synchronous differential data orientation timing parameters, the timing budget definitions, and how to use these timing parameters to determine a design's maximum performance.

Different modes of LVDS receivers use different specifications in deciding the ability to sample the received serial data correctly.

## Dedicated SERDES

The ALTLVDS\_TX and ALTLVDS\_RX IP cores implemented in a dedicated SERDES and using the DPA mode are characterized and guaranteed to function correctly within the LVDS system. Refer to the respective device handbook for details about whether dedicated SERDES and DPA are supported for the device family. The Quartus Prime compiler automatically ensures the associated delay chain settings are set correctly for the data path at the LVDS transmitter/receiver that uses the source-synchronous compensation mode of PLL operation.

You can optionally add false path constraints to the asynchronous input and output ports to avoid unconstrained path warnings. For non-DPA mode, you can optionally constrain the synchronous input ports to improve the accuracy of the receiver skew margin analysis.

**Note:** The TimeQuest Timing Analyzer automatically adds the required multicycle path, false path, and clock uncertainty constraints to analyze timing for the dedicated SERDES if you add `derive_pll_clocks` to your Synopsys Design Constraints (`.sdc`) file.

## SERDES in LEs

For receiver designs that are using the SERDES in LEs, you must ensure proper timing constraints for the TimeQuest timing analyzer tool in the Quartus Prime software to indicate whether the SERDES captures the data as expected or otherwise.

For dedicated SERDES and SERDES in LEs, you can set the timing constraints using the following methods:

- Setting timing constraints using the TimeQuest Timing Analyzer GUI
- Setting timing constraints manually in the `.sdc`.

## Receiver Skew Margin and Transmitter Channel-to-Channel Skew

Changes in system environment, such as temperature, media (cable, connector, or PCB), and loading, affect the receiver's setup and hold times; internal skew affects the sampling ability of the receiver.

In non-DPA mode, use receiver skew margin (RSKM), receiver channel-to-channel skew (RCCS), and sampling window (SW) specifications to analyze the timing for high-speed source-synchronous differential signals in the receiver data path. The following equation shows the relationship between RSKM, RCCS, and SW.

Figure 4: RSKM

$$RSKM = \frac{TUI - SW - RCCS}{2}$$

Where:

- RSKM—is the timing margin between the receiver's clock input and the data input SW.
- Time unit interval (TUI)—is the time period of the serial data ( $1/f_{MAX}$ ). Also known as the LVDS period in the TimeQuest Timing Analyzer section in the Quartus Prime Compilation Report.
- SW—is the period of time that the input data must be stable to ensure that data is successfully sampled by the LVDS receiver. The SW is a device property and varies with device speed grade.
- RCCS— is the timing difference between the fastest and slowest input transitions, including  $t_{CO}$  variations and clock skew. Specify RCCS by applying minimum and maximum `set_input_delay` constraints to the receiver inputs, where RCCS is the difference between the maximum and minimum value.

To obtain accurate RSKM results in the TimeQuest analyzer, specify your RCCS figure using `set_input_delay` constraints.

The difference between your `set_input_delay -min` and `set_input_delay -max` must match your RCCS figure.

For example, to specify an RCCS figure of 0.3 ns:


```
set_input_delay -clock rx_inclock -min 0 [get_ports {rx_in*}]  
set_input_delay -clock rx_inclock -max 0.3 [get_ports {rx_in*}]
```

The TimeQuest analyzer takes the 0.3 ns RCCS figure into account during RSKM analysis.


The following figure shows the relationship between the RSKM, RCCS, and SW.

Figure 5: Differential High-Speed Timing Diagram and Timing Budget for Non-DPA Mode

**Timing Diagram**



**Timing Budget**



You must calculate the RSKM value to decide whether you can properly sample the data by the LVDS receiver with the given data rate and device. A positive RSKM value indicates the LVDS receiver can properly sample the data; a negative RSKM value indicates the receiver cannot properly sample the data.

The following example shows the RSKM calculation.

Data Rate: 1 Gbps, Board channel-to-channel skew = **200 ps**

For Stratix IV devices:

RCCS = **100 ps** (pending characterization)

SW = **300 ps** (pending characterization)

TUI = **1000 ps**

Total RCCS = RCCS + Board channel-to-channel skew= 100 ps + 200 ps

= **300 ps**

RSKM= TUI - SW - RCCS

= **1000 ps - 300 ps - 300 ps**

= **400 ps > 0**

Because the RSKM > 0 ps, receiver non-DPA mode must work correctly.

### Obtaining the RSKM Report

For LVDS receivers, the Quartus Prime software provides the RSKM report showing SW, TUI or LVDS period, and RSKM values for non-DPA mode. You can generate the RSKM report by executing the `report_rskm` command in the TimeQuest Timing Analyzer.

To obtain the RSKM report, follow these steps:

1. In the Quartus Prime software, under the Tools menu, click **TimeQuest Timing Analyzer**.
2. From the TimeQuest Timing Analyzer, under **Reports**, select **Device Specific** and click **Report RSKM**.

**Note:** In the TimeQuest timing analyzer tool, the `report_TCCS` and `report_rskm` commands are not available when you are using SERDES in LEs. The commands are only available for transmitter and receiver with dedicated SERDES.

The Quartus Prime software automatically places the SERDES logic at the best location to meet timing requirements. Therefore, you are not required to perform placement constraints on the ALTLVDS IP core logic. However, you are recommended to perform timing budget evaluation for the overall LVDS interface in your system to ensure the sampling window specifications are met.

The LVDS transmitter and receiver functions with the ALTLVDS IP core are characterized and guaranteed to function correctly within the LVDS system specification (meeting TCCS and SW parameters). Therefore, timing constraints are not required for the SERDES logic using the ALTLVDS IP core. However, if the timing result does not fulfill the requirement or the design needs to be fine-tuned to improve the margin, timing constraints may be necessary.

The setup time ( $T_{SU}$ ) and hold time (TH) for the LVDS channels as reported in the Quartus Prime timing report are based on the compiled design and served as a timing reference. You must not use these parameters in the timing report for the sampling window estimation. For sampling window specification, refer to the device datasheet for more information.

#### Related Information

[The Quartus Prime TimeQuest Timing Analyzer, Quartus Prime Standard Edition Handbook Volume 3: Verification](#)

## Obtaining the TCCS Report

For LVDS transmitters, the TimeQuest Timing Analyzer provides a TCCS report, which shows TCCS values for serial output ports.

To obtain the TCCS report (`report_TCCS`), follow these steps:

1. In the Quartus Prime software, under the Tools menu, click **TimeQuest Timing Analyzer**.
2. From the TimeQuest Timing Analyzer, under **Reports**, select **Device Specific** and click **Report TCCS**.

## Setting Timing Constraints Using the TimeQuest Timing Analyzer GUI

Timing constraints for the LVDS receiver are needed only for the input clock ports and the synchronous input ports. The synchronous output ports and the asynchronous input and output ports are set to false path.

### Constraining the Input Clock Signal

To constrain the input clock signal in the TimeQuest Timing Analyzer, follow these steps:

1. Run full compilation for the LVDS design. Ensure that the timing analysis tool is set to **TimeQuest Timing Analyzer**.
2. After full compilation completes, on the Tools menu, select **TimeQuest Timing Analyzer** to launch the TimeQuest analyzer window.
3. In the **Tasks** list, under **Diagnostic**, click **Report Unconstrained Paths** to view the list of unconstrained paths and ports of the LVDS design.
4. In the **Report** list, under **Unconstrained Paths**, click **Clock Status Summary** to view the clock that requires constraints. The default setting for all unconstrained clocks is 1 GHz. To constrain the clock signal, right-click the clock name and select **Edit Clock Constraint**.
5. In the **Create Clock** dialog box, set the period and the clock rising and falling edge (duty cycle of the clock) constraint. Refer to [Table 11](#) for timing constraints options and descriptions.
6. Click **Run**.

### Constraining the Synchronous Input Ports

Constrain the synchronous input signals for non-DPA mode SERDES to allow the TimeQuest Timing Analyzer to consider your board channel-to-channel skew in the RSKM report. Without these constraints, you need to subtract the board channel-to-channel skew from the RSKM value reported by the TimeQuest Timing Analyzer.

To constrain the synchronous input signals in the TimeQuest Timing Analyzer, follow these steps:

1. Run full compilation for the LVDS design. Ensure that the timing analysis tool is set to **TimeQuest Timing Analyzer**.
2. After full compilation completes, on the Tools menu, select **TimeQuest Timing Analyzer** to launch the TimeQuest analyzer window.
3. In the **Tasks** list, under **Diagnostic**, double-click **Report Unconstrained Paths** to view the list of unconstrained paths and ports of the LVDS design.
4. In the **Report** list, under **Unconstrained Paths** category, expand the **Setup Analysis** folder, and then click **Unconstrained Input Ports**.
5. Set constraints for all the receiver synchronous input ports in the **From** list. To set input delay, perform the following steps:

- a. Right-click on the synchronous input port and select **Set Input Delay**.
- b. The **Set Input Delay** dialog box appears.
- c. Select the desired clock using the pull down menu. The clock name must reference the source synchronous clock that feeds the LVDS receiver.
- d. Set the appropriate values for **Input Delay** and **Delay**. Refer to **Table 11** for timing constraints options and descriptions.
- e. Click **Run** to incorporate these values in the TimeQuest Timing Analyzer.

If no input delay is set in the TimeQuest Timing Analyzer, the receiver channel-to-channel skew (RCCS) defaults to zero.

### Setting False Path for the Asynchronous Input and Output Ports

All asynchronous input and output ports are excluded from the timing analysis of the LVDS core because the signals on these ports are not synchronous to a IP core clock source. The internal structure of the LVDS IP core handles the metastability of these asynchronous signals. Therefore these asynchronous signals are set to false path.

To exclude asynchronous input and output ports from the timing analysis, perform the following steps:

1. Run full compilation for the LVDS design. Ensure that the timing analysis tool is set to **TimeQuest Timing Analyzer**.
2. After full compilation completes, on the Tools menu, select **TimeQuest Timing Analyzer** to launch the TimeQuest analyzer window.
3. In the **Tasks** list, under **Diagnostic**, double-click **Report Unconstrained Paths** to view the list of unconstrained paths and ports of the LVDS design.
4. In the **Report** list, under **Unconstrained Paths** category, expand the **Setup Analysis** folder.
5. Click **Unconstrained Input Port Paths** to view the unconstrained input ports or click **Unconstrained Output Port Paths** to view the unconstrained output ports.
6. Right-click on an asynchronous input or output port, and select **Set False Path**.

After you specify all timing constraint settings for the clock signal, on the Constraints menu, click **Write SDC File** to write all the constraints to a specific **.sdc**. Then, run full compilation for the LVDS design again.

### Setting Timing Constraints Manually in the Synopsys Design Constraint File

You can also set timing constraints manually using SDC commands in an **.sdc**, and include the **.sdc** into your Quartus Prime design file.

The following example shows a simple source-synchronous interface coding, where the data is aligned with respect to the falling edge of the clock.

```

*****
# Create Clock
*****
create_clock -name virtual_clock_lvds -period 25
create_clock -name {rx_inclock} -period 25.000 -waveform { 0.000 12.500
} [get_ports {rx_inclock}] -add
*****
# Create Generated Clock
*****
derive_pll_clocks
*****
# Set Input Delay

```

```
#####
set_input_delay -clock [get_clocks virtual_clock_lvds] -clock_fall -max
0.200 [get_ports rx_in*] -add_delay
set_input_delay -clock [get_clocks virtual_clock_lvds] -clock_fall -min
-0.200 [get_ports rx_in*] -add_delay
```

To add the .sdc into your Quartus Prime design file, follow these steps:

1. In the Quartus Prime software, click on the Assignments menu, and select **Settings**.
2. On the **Settings** page, under **Category**, select **TimeQuest Timing Analyzer**.
3. On the **TimeQuest Timing Analyzer** subwindow, browse to the .sdc, and click **Add**.
4. Click **OK**.

The following table lists the LVDS timing constraints options and descriptions.

**Table 11: LVDS Timing Constraints Options and Descriptions**

Port Name	Constraint Type	Option		Description
		GUI Setting	SDC command	
<b>Input Clock Constraints</b>				
rx_inclock	create_clock	Clock name	-name	Specifies the name of the LVDS input clock.
		Period	-period	Specifies the clock period ( $1/f_{max}$ ).
		Rising, Falling	-waveform	Specifies the clock's rising and falling edges or the duty cycle of the clock. For example, a 10 ns period where the first rising edge occurs at 0 ns and the first falling edge occurs at 5 ns would be written as waveform {0 5}. The difference must be within one period unit, and the rise edge must come before the fall edge. The default edge list is {0 <period>/2}, or a 50 percent duty cycle.
		Target	[get_ports {<port name>}]	Specifies the clock input port name connected to rx_inclock.
<b>Synchronous Input Port Constraints</b>				
		Minimum, Maximum	-max -min	Specifies the maximum and minimum delay for the data input to the FPGA.

Port Name	Constraint Type	Option		Description
		GUI Setting	SDC command	
		Rise, Fall, Both	-clock fall -clock rises	Specifies the clock's rising and falling edges or the duty cycle of the clock.
rx_in	set_input_delay	Delay	-<delay value>	Specifies the data to clock skew in ns.
		Target	[get_ports {<port name>}]	Specifies the data input port name connected to rx_in.

**Related Information**

[The Quartus Prime TimeQuest Timing Analyzer, Quartus Prime Standard Edition Handbook Volume 3: Verification](#)

## Arria II GX, Arria V, Arria V GZ, Cyclone V, and Stratix V LVDS Package Skew Compensation Report Panel

This section describes the LVDS package skew compensation report panel for the transmitter and non-DPA receiver of the Arria II GX, Arria V, Arria V GZ, Cyclone V, and Stratix V device families.

The report panel contains details about the package trace delay compensation needed between the LVDS pins on the device to meet your timing budget. You can find the report panel in the Quartus Prime Fitter report under **Resource Section**. The report panel is called **LVDS Receiver Package Skew Compensation**, and **LVDS Transmitter Package Skew Compensation** for the LVDS receiver and LVDS transmitter respectively. The report panel is triggered in the Quartus Prime software when your design uses a non-DPA receiver, and with an input data rate higher than 840 Mbps.

The following figure shows the LVDS Transmitter Package Skew Compensation report panel.

**Figure 6: LVDS Transmitter Package Skew Compensation**

LVDS Transmitter Package Skew Compensation				
	Name	Pin	Recommended Trace Delay Addition	Estimated TDCS Reduction
1	lvds1_inst2[1]lvds_tx_all[lvds_tx_component]lvds1_lvds_tx1:auto_generated[wire_tx_dataout][0]	pin_name7[0]	67ps	
2	lvds1_inst2[1]lvds_tx_all[lvds_tx_component]lvds1_lvds_tx1:auto_generated[wire_tx_dataout][1]	pin_name7[1]	33ps	
3	lvds1_inst2[1]lvds_tx_all[lvds_tx_component]lvds1_lvds_tx1:auto_generated[wire_tx_dataout][2]	pin_name7[2]	54ps	
4	lvds1_inst2[1]lvds_tx_all[lvds_tx_component]lvds1_lvds_tx1:auto_generated[wire_tx_dataout][3]	pin_name7[3]	34ps	
5				33ps

The following figure shows the LVDS Receiver Package Skew Compensation report panel.

**Figure 7: LVDS Receiver Package Skew Compensation**

LVDS Receiver Package Skew Compensation				
	Name	Pin	Recommended Trace Delay Addition	Estimated Sampling Window Reduction
1	lvds1_inst2@lvds_rx@lvds_rx_component@lvds1_lvds_rx_auto_generated@wire_rx_dataout[12]	pin_name3[3]	63ps	
2	lvds1_inst2@lvds_rx@lvds_rx_component@lvds1_lvds_rx_auto_generated@wire_rx_dataout[8]	pin_name3[2]	73ps	
3	lvds1_inst2@lvds_rx@lvds_rx_component@lvds1_lvds_rx_auto_generated@wire_rx_dataout[4]	pin_name3[1]	52ps	
4	lvds1_inst2@lvds_rx@lvds_rx_component@lvds1_lvds_rx_auto_generated@wire_rx_dataout[0]	pin_name3[0]	65ps	
5	lvds1_inst2@lvds_rx@lvds_rx_component@lvds1_lvds_rx_auto_generated@wire_pll_clk[0]	pin_name4	57ps	
6				16ps

The **Recommended Trace Delay Addition** column in the report panel displays the recommended amount of trace delay that you must add to each trace of the corresponding LVDS pins, which reduces the channel-to-channel skew between the LVDS channels. For example, in [Figure 6](#), the recommended trace delay addition for `pin_name7[0]` is 67 ps. This means you must manually adjust the PCB trace for `pin_name7[0]` to have a delay addition of 67 ps. The corresponding pin is listed in the **Pin** column, in the report panel.

The report panel also shows the total estimated TCCS and SW reductions when the recommended trace delay values are added to the PCB trace.

## ALTLVDS IP Core in External PLL Mode

### PLL Clock Signals for LVDS Interface in External PLL Mode

The parameter editor provides the **Use External PLL** option. This option allows you to control PLL settings to support different data rates, dynamic phase shift, and other settings. In external PLL mode, you must instantiate a PLL IP core to generate the various clock and load enable signals.

**Note:** For Stratix IV, Arria II, Cyclone IV, and Cyclone 10 LP devices, use the ALTPLL IP core. For Stratix V, Arria V, and Cyclone V devices use the Altera PLL IP core.

If you enable the **Use External PLL** option, you require the following signals from the PLL IP core:

- Serial clock input to the SERDES of the ALTLVDS transmitter and receiver.
- Load enable to the SERDES of the ALTLVDS transmitter and receiver.
- Parallel clock to clock the transmitter FPGA fabric logic.
- Parallel clock for the receiver `rx_syncclock` port and receiver FPGA fabric logic.
- Asynchronous PLL reset port of the ALTLVDS receiver.

Generate the serial clock output, load enable output, and the parallel clock output on ports `c0`, `c1`, and `c2`, along with the locked signal of the PLL IP core instance. You can choose any of the PLL output clock ports to generate the interface clocks.

**Note:** The high-speed clock generated from the PLL is for clocking the LVDS SERDES circuitry only. Do not use the high-speed clock to drive other logic because the allowed frequency to drive the core logic is restricted by the PLL FOUT specification.

**Table 12: Signal Interface Between PLL IP Core and ALTLVDS IP Core**

This table lists the signal interface between the output ports of the PLL IP core and the input ports of the ALTLVDS transmitter and receiver.


From the PLL	To the ALTLVDS Transmitter	To the ALTLVDS Receiver
Serial clock output (c0) <b>Note:</b> The serial clock output (c0) can only drive <code>tx_inclock</code> on the ALTLVDS transmitter and <code>rx_inclock</code> on the ALTLVDS receiver. This clock cannot drive the core logic.	<code>tx_inclock</code> (serial clock input to the transmitter)	<code>rx_inclock</code> (serial clock input)
Load enable output (c1)	<code>tx_enable</code> (load enable to the transmitter)	<code>rx_enable</code> (load enable for the deserializer)
Parallel clock output (c2)	Parallel clock used inside the transmitter core logic in the FPGA fabric	<code>rx_syncclock</code> (parallel clock input) and parallel clock used inside the receiver core logic in the FPGA fabric
~(locked)	—	<code>pll_areset</code> (asynchronous PLL reset port) <b>Note:</b> The <code>pll_areset</code> signal is automatically enabled for the LVDS receiver in external PLL mode. This signal does not exist for LVDS transmitter instantiation when the external PLL option is enabled.

The `rx_syncclock` port is not always required by the LVDS receiver in external PLL mode. If it is required, the Quartus Prime software automatically generates the port. Even if `rx_syncclock` (c2) is not used in the LVDS receiver, you must still use it to clock the FPGA fabric. The Quartus Prime compiler errors out if this port is not connected, as shown in the following figure.

**Note:** When generating the ALTPLL IP core for Arria II devices, select the **Left/Right PLL** PLL type to set up the PLL for LVDS.

The following figure shows the connection between the PLL IP core and the ALTLVDS IP core.

Figure 8: LVDS Interface with the PLL IP Core



Instantiation of pll\_areset is optional for the ALTPLL instantiation.

Table 13: Example Settings to Generate Three Output Clocks using PLL IP Core


This table shows an example with the parameter values that you can set in the PLL IP core parameter editor to generate three output clocks.

Parameter/Clock	Setting
Serial clock	Frequency = <b>1000 MHz</b>
Parallel clock	Frequency = <b>100 MHz</b> (serial clock divided by the serialization factor)
LVDS data rate	1 Gbps
Serialization factor	10
Input reference clock	Frequency = <b>100 MHz</b>
c0	<ul style="list-style-type: none"> <li>Frequency = <b>1000 MHz</b> (multiplication factor = 10 and division factor = 1)</li> <li>Phase shift = <b>-180°</b> with respect to the voltage-controlled oscillator (VCO) clock</li> <li>Duty cycle = <b>50%</b></li> </ul>
c1	<ul style="list-style-type: none"> <li>Frequency = <math>(1000/10) = \mathbf{100\ MHz}</math> (multiplication factor = 1 and division factor = 1)</li> <li>Phase shift = <math>(10 - 2) \times 360/10 = \mathbf{288^\circ}</math> [(deserialization factor - 2)/deserialization factor] <math>\times 360^\circ</math></li> <li>Duty cycle = <math>(100/10) = \mathbf{10\%}</math> (100 divided by the serialization factor)</li> </ul>
c2	<ul style="list-style-type: none"> <li>Frequency = <math>(1000/10) = \mathbf{100\ MHz}</math> (multiplication factor = 1 and division factor = 1)</li> <li>Phase shift = <math>(-180/10) = \mathbf{-18^\circ}</math> (c0 phase shift divided by the serialization factor)</li> <li>Duty cycle = <b>50%</b></li> </ul>

Phase shift calculations using RSKM equation assume that the input clock and serial data are edge aligned. The following figure shows that by introducing a phase shift of  $-180^\circ$  to sampling clock ( $c0$ ) ensures that the input data is center-aligned with respect to the  $c0$ .

**Note:** The phase shift example used in this section assumes that the clock and data are edge-aligned at the FPGA pins. For other clock relationships, Altera recommends that you create the ALTLVDS\_TX and ALTLVDS\_RX IP cores initially without using the external PLL option. Set the phase shifts you require in the parameter editor and then note the phase shift and duty cycle settings for the three PLL output clocks in the Quartus Prime software Compilation Report (**Resource > Fitter > PLL Usage** section). Once you have the correct phase shift and duty cycle settings for your parameterization, you can implement the external PLL mode in your design. In the parameter editor for the PLL IP core, enter the phase shift and duty cycle values for each output clock based on the values you previously noted from the **PLL Usage** report.

**Figure 9: Phase Relationship for External PLL Interface Signals**



#### Related Information

- [Prototypes and Component Declarations](#) on page 39
- [DC and Switching Characteristics for Stratix IV Devices](#)

#### External PLL Compensation Mode for ALTLVDS IP Core in External PLL Mode

If you instantiate the ALTLVDS IP core in external PLL mode, Altera recommends that you set up the data rate and clocking with the PLL IP core.

**Note:** For Stratix IV, Arria II, Cyclone IV, and Cyclone 10 LP devices, use the ALTPLL IP core. For Stratix V, Arria V, and Cyclone V devices use the Altera PLL IP core.

- For Arria V, Arria V GZ, and Stratix V devices with ALTLVDS\_RX configured in non-DPA mode, the external PLL must be in LVDS compensation mode.
- For Cyclone V devices, LVDS interfaces placed on the all edges must be in LVDS compensation mode.

For more information about PLL compensation modes, refer to the PLL chapter of the relevant device handbook.

## Simulating Altera FPGA IP Cores

The Quartus Prime software supports IP core RTL simulation in specific EDA simulators. IP generation creates simulation files, including the functional simulation model, any testbench (or example design), and vendor-specific simulator setup scripts for each IP core. Use the functional simulation model and any testbench or example design for simulation. IP generation output may also include scripts to compile and run any testbench. The scripts list all models or libraries you require to simulate your IP core.

The Quartus Prime software provides integration with many simulators and supports multiple simulation flows, including your own scripted and custom simulation flows. Whichever flow you choose, IP core simulation involves the following steps:

1. Generate simulation model, testbench (or example design), and simulator setup script files.
2. Set up your simulator environment and any simulation script(s).
3. Compile simulation model libraries.
4. Run your simulator.

## Generating ALTLVDS IP Core Using Clear Box Generator

Apart from the IP core parameter editor, you can also use the clear box generator, a command-line executable, to configure parameters that are in the ALTLVDS\_TX and ALTLVDS\_RX parameter editors. The clear box generator creates or modifies custom IP core variations that you can instantiate in a design file. The clear box generator generates IP core variation file in Verilog HDL or VHDL format.

1. Create a text file (**.txt**) that contains your clear box ports and parameter settings in your working directory.
2. Open the command prompt and change the current directory to your working directory by typing:  
`cd c:\altera\11.0\quartus\work\`  
The clear box executable file name is **clearbox.exe**.
3. To view the available ports and parameters for this IP core, type one of the following commands:  
`clearbox altlvds_tx -h` or `clearbox altlvds_rx -h`.
4. To generate the ALTLVDS\_TX and ALTLVDS\_RX IP cores variation file based on the ports and parameter settings in the text file, type one of the following commands: `clearbox altlvds_tx -f *.txt` or `clearbox altlvds_rx -f *.txt`.  
For example, `clearbox altlvds_tx -f sample_param_test.txt`
5. After the clear box generator generates the IP core variation files, instantiate the IP core module in a HDL file or a block diagram file in the Quartus Prime software.
6. To view the estimated hardware resources that the ALTLVDS\_TX and ALTLVDS\_RX IP cores use, type one of the following commands: `clearbox altlvds_tx -f sample_param_test.txt -resc_count` or `clearbox altlvds_rx -f sample_param_test.txt -resc_count`.  
This command does not generate a HDL file.

## LVDS SERDES Transmitter/Receiver IP Cores User Guide Archives

If an IP core version is not listed, the user guide for the previous IP core version applies.

IP Core Version	User Guide
14.1	<a href="#">LVDS SERDES Transmitter/Receiver IP Cores User Guide</a>

## Document Revision History

Date	Version	Changes
June 2017	2017.06.19	<ul style="list-style-type: none"> <li>Added Cyclone 10 LP support.</li> <li>Renamed "Quartus II" to "Quartus Prime".</li> <li>Removed topics about the installing and licensing IP cores, IP catalog and parameter editor, customizing and generating IP cores, files generated for the IP cores, and upgrading IP cores, and added a link to <i>Introduction to Intel FPGA IP Cores</i>.</li> <li>Updated and added links to related information.</li> </ul>
August 2016	2016.08.15	Corrected the IP name for Stratix 10 and Arria 10 devices from "Altera GPIO" to "Altera LVDS SERDES".
August 2016	2016.08.05	<ul style="list-style-type: none"> <li>Updated the topic that lists the features of the IP cores to clarify that these IP cores are not available for the Stratix 10 and Arria 10 devices.</li> <li>Added recommendation to assert the <code>rx_data_reset</code> signal synchronous to the <code>rx_syncclock</code> signal.</li> </ul>
December 2014	2014.12.15	<ul style="list-style-type: none"> <li>Added footnotes to clarify the availability of DPA and soft-CDR modes in Stratix series.</li> <li>Removed Cyclone series from the list of series with soft-CDR support.</li> <li>Added guidelines about the time required for <code>tx_outclock</code> to stabilize if you turn on the <b>Implement Deserializer circuitry in logic cells</b> option.</li> <li>Updated the statement that refers to selecting "Left/Right PLL" to set up PLL in LVDS mode to clarify that the option is required only for Arria II devices.</li> <li>Updated information about the PLL IP core to clarify that for Stratix IV, Arria II, and Cyclone IV devices, the PLL IP core is ALTPLL IP, and for Stratix V, Arria V, and Cyclone V devices, the PLL IP core is Altera PLL.</li> </ul>

Date	Version	Changes
November 2014	2014.11.17	<ul style="list-style-type: none"> <li>Restructured and updated sections that describe the external PLL mode and the relevant ALTPLL IP core parameters.               <ul style="list-style-type: none"> <li>Added recommendations about getting the correct ALTPLL phase shift and duty cycle values for the external PLL mode.</li> <li>Clarified that the <code>rx_syncclock</code> is automatically created by the Quartus II software only when it is required.</li> </ul> </li> <li>Updated the ALTLVDS_RX ports list to clarify that the <code>rx_cda_reset</code> port is not supported in Arria V and Cyclone V devices. In these devices, use the <code>rx_channel_data_align</code> signal instead.</li> </ul>
June 2014	2014.06.30	<ul style="list-style-type: none"> <li>Replaced MegaWizard Plug-In Manager information with IP Catalog.</li> <li>Added standard information about upgrading IP cores.</li> <li>Added standard installation and licensing information.</li> <li>Removed outdated device support level information. IP core device support is now available in IP Catalog and parameter editor.</li> <li>Updated a statement about valid data availability for <code>rx_channel_data_align</code> signal in the topic about ALTLVDS_RX parameter settings.</li> </ul>
November 2013	2013.11.08	<p>Updated the following parameters:</p> <ul style="list-style-type: none"> <li><code>outclock_alignment</code>: clarify that this parameter is only used by the RTL simulation model and has no affect on how the Fitter sets the PLL parameters.</li> <li><code>outclock_phase_shift</code>: clarified that this parameter is used to set the phase shift parameters used by the PLL.</li> </ul> <p>Updated the following parameters:</p> <ul style="list-style-type: none"> <li><code>inclock_data_alignment</code>: clarified that this parameter is only used by the RTL simulation model and has no affect on how the Fitter sets the PLL parameters.</li> <li><code>inclock_phase_shift</code>: clarified that this parameter is used to set the phase shift parameters used by the PLL.</li> </ul>

Date	Version	Changes
June 2013	2013.06.10	<ul style="list-style-type: none"> <li>• Removed <b>Use clock pin</b> parameter. This parameter is no longer available for the megafunction beginning from ACDS 13.0.</li> <li>• Updated Table 1 to include Arria V, Arria V GZ, and Stratix V device family support. Also added a note to clarify that Altera recommends implementing the Bus LVDS (BLVDS) I/O with user logic, instead of the ALTLVDS_TX and ALTLVDS_RX megafunctions.</li> <li>• Updated Table 5 and Table 6 to remove Stratix V device family support and to clarify that In Cyclone series, except Cyclone V, the SERDES is always implemented in logic cells for the Implement Deserializer circuitry in logic cells option.</li> <li>• Updated Table 5 to clarify that the values for the <b>What is the phase alignment of 'tx_in' with respect to the rising edge of 'tx_inclock'? (in degrees)</b> option is device dependent.</li> <li>• Updated Table 5 and Table 6 to remove Stratix V device family support for the <b>Enable self-reset on lost lock in PLL, Enable PLL Calibration, and Use 'dpa_pll_recal' input port</b> options.</li> <li>• Updated Table 6 to add Arria V and Arria V GZ devices support for the <b>Enable Dynamic Phase Alignment mode, Use 'rx_divfwdclk' output port and bypass the DPA FIFO, Use 'rx_dpa_locked' output port, Use a DPA initial phase selection of, and Align DPA to rising edge of data only</b> options.</li> <li>• Updated Table 6 to clarify that the values for the <b>What is the phase alignment of 'rx_in' with respect to the rising edge of 'rx_inclock'?</b> option is device dependent.</li> <li>• Updated Table 6 to add the <b>Is this interface constrained to the left, or right banks?</b> option.</li> <li>• Updated to add Arria V and Arria V GZ devices support for <code>common_rx_tx_pll</code>.</li> <li>• Updated to remove Stratix V device family support for the <code>deserialization_factor</code>, <code>use_no_phase_shift</code>, <code>use_external_pll</code>, and <code>pll_self_reset_on_loss_lock</code> (Stratix V devices do not support SERDES using logic cells).</li> <li>• Updated to add Arria V and Arria V GZ devices support for <code>deserialization_factor</code>.</li> <li>• Updated to add Arria V and Arria V GZ devices support for <code>inclock_data_alignment</code>, <code>outclock_divide_by</code>, <code>outclock_duty_cycle</code>, <code>outclock_resource</code>, <code>registered_input</code>, and <code>use_external_pll</code>.</li> <li>• Updated to add Arria V, Arria V GZ, Cyclone V, and Stratix V devices.</li> </ul>

Date	Version	Changes
June 2013	2013.06.10	<ul style="list-style-type: none"> <li>Updated Standard Mode on page 47 to add a note to recommend using <code>rx_divfwdclk</code> (instead of any static clock) as the SignalTap capturing clock.</li> <li>Updated Receiver Skew Margin and Transmitter Channel-to-Channel Skew on page 54 to fix the error in RSKM equation by replacing TCCS with RCCS. Also added information on how to apply the RCCS figure to the RSKM calculation in TimeQuest.</li> <li>Updated Arria II GX, Arria V, Arria V GZ, Cyclone V, and Stratix V LVDS Package Skew Compensation Report Panel on page 61 to add Arria V, Arria V GZ, and Cyclone V devices.</li> <li>Updated Figure 2 to fix the waveform error for c1 (288 degrees phase shift)</li> <li>Updated <code>tx_enable</code> and <code>rx_enable</code> ports in Table 11 and Table 10 to clarify that the <b>Set up PLL in LVDS mode</b> option and the <code>enable0</code> and <code>enable1</code> ports are only for Stratix II devices.</li> <li>Updated Parameters Used by the ALTPLL Megafunction.</li> <li>Added a link to the High-Speed Differential I/O Interfaces and DPA in Arria V Devices.</li> </ul>
October 2012	v9.1	<ul style="list-style-type: none"> <li>Updated Table 2-2 on page 2-7 to fix content error for the What is the deserialization factor? and Use 'rx_dpa_locked' output port options.</li> <li>Updated "Clock Forwarding" on page 3-1.</li> <li>Updated "DPA PLL Calibration" on page 3-4 to fix device family support.</li> <li>Updated "Dedicated SERDES" on page 3-9 to add a note on TimeQuest Timing Analyzer.</li> <li>Updated Table 3-5 on page 3-25 to update description for <code>rx_in[]</code> and <code>rx_inclock</code>.</li> <li>Updated Table 3-6 on page 3-28 to update description for <code>tx_inclock</code> and <code>tx_out[]</code>.</li> </ul>
February 2012	v9.0	<ul style="list-style-type: none"> <li>Updated "Source-Synchronous Timing Analysis and Timing Constraints" section.</li> <li>Added design examples.</li> <li>Updated "Parameter Settings" chapter to include "Use Clock Pin" parameter.</li> </ul>

Date	Version	Changes
June 2011	v.8.0	<ul style="list-style-type: none"> <li>• Reorganized the document format.</li> <li>• Added "Source-Synchronous Timing Analysis and Timing Constraints" section.</li> <li>• Added "Generating Clock Signals for LVDS Interface" section.</li> <li>• Updated the timing diagram in the "Receiver Skew Margin and Transmitter Channel-to-Channel Skew" section.</li> <li>• Updated "Parameter Settings" chapter.</li> <li>• Added "Using Clear Box Generator" section.</li> </ul>
August 2010	v.7.0	<ul style="list-style-type: none"> <li>• Updated "DPA PLL Calibration in Stratix III and Stratix IV E Devices" section.</li> <li>• Added Verilog HDL prototypes.</li> <li>• Added VHDL LIBRARY-USE declaration.</li> <li>• Added VHDL Component Declarations.</li> <li>• Added new ports and parameters.</li> <li>• Added new parameter settings.</li> <li>• Removed Design Examples for this release.</li> </ul>
November 2009	v6.1	Added "Arria II GX and Stratix V LVDS Package Skew Compensation Report Panel".
September 2009	v6.0	<ul style="list-style-type: none"> <li>• Added "Device Support".</li> <li>• Updated "Specifications" section to include "Ports and Parameters in ALTLVDS_RX Megafunction" and "Ports and Parameters in ALTLVDS_TX Megafunction".</li> <li>• Added "Specifications".</li> </ul>
March 2009	v5.0	<ul style="list-style-type: none"> <li>• Updated Table 4, and Table 12.</li> <li>• Added DPA Misalignment Issue, Figure 3, and "DPA PLL Calibration", Figure 20 and Figure 21.</li> <li>• Added Table 11 ALTLVDS Receiver DPA settings 3 option (page 7) and Table 19 Configuration Settings for Design Example 4 (LVDS Receiver).</li> <li>• Added description about "Design Example 4: Stratix III ALTLVDS Receiver with DPA PLL Calibration.</li> </ul>

Date	Version	Changes
December 2008	v4.0	<p>Updated for the Quartus II software 8.1:</p> <ul style="list-style-type: none"> <li>Removed figures.</li> <li>Added Stratix IV to Device Family Support.</li> <li>Updated Table 3, Table 4, Table 5, Table 6, Table 7, Table 8, Table 12, Table 13, Table 15, Table 3-1, Table 3-2, Table 3-3, Table 3-4, and Table 3-6.</li> <li>Added Enable bitslip control, Enable independent bitslips controls for each channel, and Register the bitslip control input using 'rx_outclock' parameters and descriptions Table 11.</li> <li>Updated steps in Functional Results-Simulate the ALTLVDS Receiver/Transmitter Design in the ModelSim-Altera Software, Functional Results-Simulate the ALTLVDS Receiver/Transmitter Design in the Quartus II Software, "Functional Results-Simulate the ALTLVDS Receiver/Transmitter Design in the ModelSim-Altera Software".</li> <li>Added tx_syncclock and descriptions in Table 3-1.</li> <li>Added rx_data_align and rx_syncclock in Table 3-4.</li> <li>Updated descriptions in Table 3-6.</li> </ul>
May 2008	v3.4	Small changes to Table 2-7 on page 2-27 and Table 2-9 on page 2-32.
November 2007	v3.3	<p>Updated for the Quartus II software v7.2, including:</p> <ul style="list-style-type: none"> <li>Added soft-CDR mode.</li> <li>Added description of new receiver output port rx_divfwdclk[].</li> <li>Added description of new receiver parameters enable_soft_cdr, is_negative_ppm_drift, net_ppm_variation, enable_dpa_align_to_rising_edge_only, dpa_initial_phase_value, and enable_dpa_initial_phase_selection.</li> <li>Updated two design examples.</li> <li>Added third design example using soft-CDR mode.</li> </ul>
March 2007	v3.2	Updated for Quartus II software 7.0, including Cyclone III information.
December 2006	v3.1	Updated Table 1-1 to include Stratix III information
November 2006	v3.0	Updated for the Quartus II software 6.1.
June 2006	v2.0	Updated for the Quartus II software 6.0.
August 2005	v1.1	Minor content changes.
December 2004	v1.0	Initial release.