

# **Serial Lite IV Intel® FPGA IP User Guide**

Updated for Intel® Quartus® Prime Design Suite: 19.4

IP Version: **1.2.0** 



**UG-20240 | 2020.03.12**Latest document on the web: **PDF | HTML** 



# **Contents**

1. /	About the Serial Lite IV Intel® FPGA IP User Guide	4
2. 9	Serial Lite IV Intel FPGA IP Core Overview	6
	2.1. Release Information	7
	2.2. Supported Features	8
	2.3. IP Version Support Level	
	2.4. Device Speed Grade Support	
	2.5. Resource Utilization and Latency	
	2.6. Bandwidth Efficiency	
3. F	Functional Description	11
	3.1. TX Datapath	12
	3.1.1. TX MAC Adapter	13
	3.1.2. CW Insertion	
	3.1.3. TX CRC	
	3.1.4. TX MII Encoder	
	3.1.5. TX PCS and PMA	
	3.2. RX Datapath	
	3.2.1. RX PCS and PMA	
	3.2.2. RX MII Decoder	
	3.2.3. RX CRC	
	3.2.4. RX Deskew	
	3.2.5. RX CW Removal	
	3.3. Serial Lite IV Intel FPGA IP Clock Architecture	
	3.4. Reset and Link Initialization	
	3.4.1. TX Reset and Initialization Sequence	
	3.4.2. RX Reset and Initialization Sequence	
	3.4.3. PMA Adaptation Flow	
	3.5. Link Rate and Bandwidth Efficiency Calculation	
4. (	Getting Started	34
	4.1. Installing and Licensing Intel FPGA IP Cores	
	4.1.1. Intel FPGA IP Evaluation Mode	
	4.2. Specifying the IP Core Parameters and Options	
	4.3. Generated File Structure	
	4.4. Simulating Intel FPGA IP Cores	
	4.4.1. Simulating and Verifying the Design	
	4.5. Synthesizing IP Cores in Other EDA Tools	
	4.6. Compiling the Full Design	
5. F	Parameters	42
	Serial Lite IV Intel FPGA IP Interface Signals	
o. S		
	6.1. Clock Signals	
	<u> </u>	
	6.3. MAC Signals	
	6.5. PMA Signals	

# Contents



7. Designing with Serial Lite IV Intel FPGA IP	51
7.1. Reset Guidelines	51
7.2. Error Handling Guidelines	51
7.3. E-Tile Channel Placement Tool	
8. Serial Lite IV Intel FPGA IP Registers	53
9. Serial Lite IV Intel FPGA IP User Guide Archives	54
10. Document Revision History for the Serial Lite IV Intel FPGA IP User Guide	55







# 1. About the Serial Lite IV Intel® FPGA IP User Guide

This user guide provides IP features, architecture description, steps to generate, and guidelines to design the Serial Lite IV Intel<sup>®</sup> FPGA IP using the E-tile transceivers in Intel Stratix<sup>®</sup> 10 (TX and MX series) and Intel Agilex<sup>™</sup> (F-series) devices.

#### **Intended Audience**

This user guide is intended for:

- Design architects to make IP selection during the system-level design planning phase
- Hardware designers when integrating the IP into their system-level design
- Validation engineers during the system-level simulation and hardware validation phases

#### **Related Documents**

The following table lists other reference documents that are related to the Serial Lite IV Intel FPGA IP.

#### **Table 1.** Related Documents

Reference	Description
Serial Lite IV Intel Stratix 10 Design Example User Guide	This document provides generation, usage guidelines, and functional description of the Serial Lite IV Intel FPGA IP design examples in Intel Stratix 10 devices.
Serial Lite IV Intel Agilex Design Example User Guide	This document provides generation, usage guidelines, and functional description of the Serial Lite IV Intel FPGA IP design examples in Intel Agilex devices.
E-tile Hard IP User Guide: E-tile Hard IP for Ethernet and E- Tile CPRI PHY Intel FPGA IPs	This document describes the features, functionality, and guidelines of the E-Tile Hard IP for Ethernet and E-Tile CPRI PHY Intel FPGA IP cores in Intel Stratix 10 devices.
Intel Stratix 10 Device Data Sheet	This document describes the electrical characteristics, switching characteristics, configuration specifications, and timing for Intel Stratix 10 devices.
Intel Agilex Device Data Sheet	This document describes the electrical characteristics, switching characteristics, configuration specifications, and timing for Intel Agilex devices.
E-Tile Transceiver PHY User Guide	This document describes the features, functionality, and guidelines of the E-Tile Transceiver PHY in Intel Stratix 10 devices.

Intel Corporation. All rights reserved. Agilex, Altera, Arria, Cyclone, Enpirion, Intel, the Intel logo, MAX, Nios, Quartus and Stratix words and logos are trademarks of Intel Corporation or its subsidiaries in the U.S. and/or other countries. Intel warrants performance of its FPGA and semiconductor products to current specifications in accordance with Intel's standard warranty, but reserves the right to make changes to any products and services at any time without notice. Intel assumes no responsibility or liability arising out of the application or use of any information, product, or service described herein except as expressly agreed to in writing by Intel. Intel customers are advised to obtain the latest version of device specifications before relying on any published information and before placing orders for products or services.

UG-20240 | 2020.03.12



# **Acronyms and Glossary**

# **Table 2.** Acronym List

Acronym	Expansion
CW	Control Words
RS-FEC	Reed-Solomon Forward Error Correction
PMA	Physical Medium Attachment
тх	Transmitter
RX	Receiver
PAM4	Pulse-Amplitude Modulation 4-Level
NRZ	Non-return-to-zero
PCS	Physical Coding Sublayer
MII	Media Independent Interface
XGMII	10Gigabit Media Independent Interface





# 2. Serial Lite IV Intel FPGA IP Core Overview

Serial Lite IV Intel FPGA IP core is suitable for high bandwidth data communication for chip-to-chip, board-to-board, and backplane applications.


Serial Lite IV IP core incorporates a media access control (MAC), physical coding sublayer (PCS), and physical media attachment (PMA) block. The IP supports data transfer up to 56 Gbps per lane with a maximum of eight PAM4 lanes in a single link or 28 Gbps per lane with a maximum of 16 NRZ lanes. This protocol offers high bandwidth, low overhead frames, low I/O count, and supports high scalability in both numbers of lanes and speed. The IP is easily reconfigurable with support of a wide range of data rates with Ethernet PCS mode of the E-tile transceiver. It also supports reference clocks provided from separate clock chips or oscillators with a tolerance of ±100 ppm clock variation between the different clock chips or oscillators.

This IP supports two transmission modes:

- Basic mode—This is a pure streaming mode where data is sent without the startof-packet, empty cycle, and end-of-packet to increase bandwidth. The IP takes the first valid data as the start of a burst.
- Full mode—This is a packet transfer mode. In this mode, the IP sends a burst and a sync cycle at the start and end of a packet as delimiters.



Figure 1. Serial Lite IV High Level Block Diagram



You can generate Serial Lite IV Intel FPGA IP design examples to learn more about the IP features. Refer to Serial Lite IV Intel Stratix 10 FPGA IP Design Example User Guide and Serial Lite IV Intel Agilex FPGA IP Design Example User Guide.

#### **Related Information**

- Functional Description on page 11
- Serial Lite IV Intel Stratix 10 FPGA IP Design Example User Guide
- Serial Lite IV Intel Agilex FPGA IP Design Example User Guide

# 2.1. Release Information

IP versions are the same as the Intel Quartus® Prime Design Suite software versions up to v19.1. From Intel Quartus Prime Design Suite software version 19.2 or later, IP cores have a new IP versioning scheme.

The IP versioning scheme (X.Y.Z) number changes from one software version to another. A change in:

- X indicates a major revision of the IP. If you update your Intel Quartus Prime software, you must regenerate the IP.
- Y indicates the IP includes new features. Regenerate your IP to include these new features.
- Z indicates the IP includes minor changes. Regenerate your IP to include these changes.



Table 3. Serial Lite IV Intel FPGA IP Release Information

Item	Description
IP Version	1.2.0
Intel Quartus Prime Version	19.4
Release Date	December 2019
Ordering Code	IP-SLITE4

# 2.2. Supported Features

The following table lists the features available in Serial Lite IV Intel FPGA IP:

Table 4. Serial Lite IV Intel FPGA IP Features

Feature	Description
Data Transfer	Supports up to 56 Gbps per lane with a maximum of eight PAM4 lanes in a single link.
	Supports up to 28 Gbps per lane with a maximum of 16 NRZ lanes.
	Supports continuous streaming (Basic) or packet (Full) modes.
	Supports low overhead frame packets.
	Supports byte granularity transfer for every burst size.
	Supports user-initiated or automatic lane alignment.
	Supports programmable alignment period.
PCS	Uses hard IP logic that interfaces seamlessly to Intel Stratix 10 and Intel Agilex E-tile transceivers for soft logic resource reduction.  Supports PAM4 modulation mode for 100GBASE-KP4 specification. RS-FEC is always enabled in this modulation mode.  Supports NRZ with optional RS-FEC modulation mode.  Supports 64b/66b encoding decoding.
Error Detection and Handling	<ul> <li>Supports CRC error checking on TX and RX data paths.</li> <li>Supports RX link error checking.</li> <li>Supports RX PCS error detection.</li> </ul>
Interfaces	Supports only full duplex packet transfer with independent links.     Uses point-to-point interconnect to multiple FPGA devices with low transfer latency.     Supports user-defined commands.

# 2.3. IP Version Support Level

The following are the supported Intel Quartus Prime software versions and devices for the Serial Lite IV Intel FPGA IP.

Table 5. IP Version and Support Level

Intel Quartus Prime	Device	IP Version	Simulation	Compilation	Hardware Design
19.4	Intel Stratix 10 E-tile transceivers	1.2.0	√	√	<b>✓</b>
	Intel Agilex E-tile transceivers	1.2.0	√	√	√





# 2.4. Device Speed Grade Support

The Serial Lite IV Intel FPGA IP supports the following speed grades for Intel Stratix 10 and Intel Agilex E-tile devices:

• Transceiver speed grade: -1, -2, and -3

• Core speed grade: -1, -2, and -3

# 2.5. Resource Utilization and Latency

The resources and latency for the Serial Lite IV Intel FPGA IP were obtained from the Intel Quartus Prime Pro Edition software version 19.4.

#### Table 6. Intel Stratix 10 Serial Lite IV Intel FPGA IP Resource Utilization

The latency measurement is based on the round trip latency from the TX core input to the RX core output.

Variant	Number of Data Lanes	Mode	RS-FEC	ALM	Latency (TX core clock cycle)
28 Gbps NRZ	16	Basic	Disabled	16,171	80
	16	Full	Disabled	16,724	82
	16	Basic	Enabled	15,383	239
	16	Full	Enabled	15,771	240
56 Gbps PAM4	8	Basic	Enabled	11,197	154
	8	Full	Enabled	11,591	152

# **Table 7.** Intel Agilex Serial Lite IV Intel FPGA IP Resource Utilization

The latency measurement is based on the round trip latency from the TX core input to the RX core output.

Variant	Number of Data Lanes	Mode	RS-FEC	ALM	Latency (TX core clock cycle)
28 Gbps NRZ	16	Basic	Disabled	16,480	80
	16	Full	Disabled	16,896	82
	16	Basic	Enabled	15,173	239
	16	Full	Enabled	15,534	240
56 Gbps PAM4	8	Basic	Enabled	11,356	154
	8	Full	Enabled	11,448	152

# 2.6. Bandwidth Efficiency

#### Table 8. Bandwidth Efficiency

Variables	Settings					
XCVR Mode	PAM4		NRZ			
Streaming Mode	Full	Basic	Full		Basic	
RS-FEC	Enabled	Enabled	Disabled	Enabled	Disabled	Enabled
Serial interface bit rate in Gbps (RAW_RATE)	56.0	56.0	28.0	28.0	28.0	28.0
continued						



Variables	Settings					
Burst size of a transfer in number of word (BURST_SIZE) <sup>(1)</sup>	2,048	4,194,304	2,048	2,048	4,194,304	4,194,304
Alignment period in clock cycle (SRL4_ALIGN_PERIOD)	4,096	4,096	4,096	4,096	4,096	4,096
64/66b encode	0.96969697	0.96969697	0.96969697	0.96969697	0.96969697	0.96969697
Overhead of a burst size in number of word (BURST_SIZE_OVHD)	2	0	2 <sup>(2)</sup>	2 <sup>(2)</sup>	0(3)	0(3)
Alignment marker period in clock cycle (ALIGN_MARKER_PERIOD)	81,915	81,915	81,916	81,916	81,916	81,916
Alignment marker width in clock cycle (ALIGN_MARKER_WIDTH)	5	5	0	4	0	4
Bandwidth efficiency <sup>(4)</sup>	0.96821788	0.96916433	0.96827698	0.96822967	0.96922348	0.96917616
Effective rate (Gbps) (5)	54.2202012	54.27320236	27.11175544	27.11043076	27.13825744	27.13693248
Maximum user clock frequency (MHz) <sup>(6)</sup>	423.59532225	424.00939437	423.62117875	423.6004806	424.0352725	424.01457

# **Related Information**

Link Rate and Bandwidth Efficiency Calculation on page 32

<sup>(6)</sup> Refer to *Link Rate and Bandwidth Efficiency Calculation* for maximum user clock frequency calculation.



<sup>(1)</sup> The BURST\_SIZE for Basic mode approaches infinity, hence a large number is used.

<sup>(2)</sup> In Full mode, the BURST\_SIZE\_OVHD size is inclusive of the START/END paired Control Words in a data stream.

<sup>(3)</sup> For Basic mode, BURST\_SIZE\_OVHD is 0 because there is no START/END during streaming.

<sup>(4)</sup> Refer to Link Rate and Bandwidth Efficiency Calculation for bandwidth efficiency calculation.

<sup>(5)</sup> Refer to Link Rate and Bandwidth Efficiency Calculation for effective rate calculation.





# 3. Functional Description

Serial Lite IV Intel FPGA IP consists of MAC and custom PCS. The MAC communicates with the custom PCS through MII interfaces.


The IP supports two modulation modes:

- PAM4—Provides 2, 4, 6, or 8 number of lanes for selection. A PCS block in PAM4
  modulation mode contains four Ethernet channels. The IP always instantiates two
  PCS channels for each lane in PAM4 modulation mode.
- NRZ—Provides 1 to 16 number of lanes for selection. In this modulation mode, each PCS block supports up to a maximum of four Ethernet channels.

Each modulation mode supports two data modes:

• Basic mode—This is a pure streaming mode where data is sent without the startof-packet, empty cycle, and end-of-packet to increase bandwidth. The IP takes the first valid data as the start of a burst.


Figure 2. Basic Mode Data Transfer





• Full mode—This is the packet mode data transfer. In this mode, the IP sends a burst and a sync cycle at the start and the end of a packet as delimiters.

#### Figure 3. Full Mode Data Transfer



#### **Related Information**

- Serial Lite IV Intel FPGA IP Core Overview on page 6
- Serial Lite IV Intel Stratix 10 FPGA IP Design Example User Guide
- Serial Lite IV Intel Agilex FPGA IP Design Example User Guide
- E-Tile Transceiver PHY User Guide
- Ethernet Link Inspector User Guide for Intel Stratix 10 Devices
  Information about the Ethernet Link Inspector, an inspection tool that can
  continuously monitor an Ethernet link.

# 3.1. TX Datapath


The TX datapath consists of the following components:

- MAC adapter
- Control word insertion block
- CRC
- MII encoder
- PCS block
- PMA block





Figure 4. TX Datapath



# 3.1.1. TX MAC Adapter

The function of the TX MAC adapter is to control the data transmission to the user logic using the Avalon streaming interface. This block supports user-defined information transmission and flow control.

# **Transferring User-defined Information**

In Full mode, the IP provides the  $tx_is_usr_cmd$  signal which lets you initiate user-defined information cycle such as XOFF/XON transmission to the user logic. You can initiate the user-defined information transmission cycle by asserting this signal and transfer the information using  $tx_avs_data$  along with the assertion of  $tx_avs_startofpacket$  and  $tx_avs_valid$  signals. The block then deasserts the  $tx_avs_ready$  for two cycles.

Note: The user-defined information feature is only available in Full mode.






#### **Flow Control**

There are conditions where the TX MAC is not ready to receive data from the user logic such as during link re-alignment process or when there is no data available for transmission from the user logic. To avoid data loss due to these conditions, the IP uses the  $tx_avs_ready$  signal to control the data flow from the user logic. The IP deasserts the signal when the following conditions occur:

- When tx\_avs\_startofpacket is asserted, tx\_avs\_ready is deasserted for one clock cycle.
- When tx\_avs\_endofpacket is asserted, tx\_avs\_ready is deasserted for one clock cycle.
- When any paired CW is asserted tx\_avs\_ready is deasserted for two clock cycles.
- When RS-FEC alignment marker insertion occurs at the custom PCS interface, tx\_avs\_ready is deasserted for four clock cycles.
- Every 17 Ethernet core clock cycles in PAM4 modulation mode and every 33 Ethernet core clock cycles in NRZ modulation mode. The tx\_avs\_ready is deasserted for one clock cycle.
- When user logic deasserts tx\_avs\_valid during no data transmission.

The following timing diagrams are examples of TX MAC adapter using  $tx\_avs\_ready$  for data flow control.


Figure 5. Flow Control with tx\_avs\_valid Deassertion and START/END Paired CWs












# Figure 7. Flow Control with START/END Paired CW Coincide with Alignment Marker Insertion



#### 3.1.2. CW Insertion

The Serial Lite IV Intel FPGA IP constructs CW based on the input signals from the user logic. The CW are to indicates packet delimiters, transmission status information or user data to the PCS block and they are derived from XGMII control codes.

The following table shows the description of the supported CW:



# **Table 9.** Description of Supported CW

cw	Number of Words (1 word = 64 bits)	In-band	Description
START	1	Yes	Start of data delimiter
END	1	Yes	End of data delimiter
ALIGN	2	Yes	Control word for RX alignment
EMPTY_CYC	2	Yes	Empty cycle in a data transfer
IDLE	1	No	IDLE (out of band)
DATA	1	Yes	Payload

# **Table 10. CW Field Description**

Field	Description
RSVD	Reserved field. May be used for future extension. Tied to 0.
num_valid_bytes_eob	Number of valid bytes in the last word (64-bit). This is a 3-bit value.  • 3'b000: 8 bytes  • 3'b001: 1 byte  • 3'b010: 2 bytes  • 3'b101: 3 bytes  • 3'b100: 4 bytes  • 3'b101: 5 bytes  • 3'b11: 7 bytes
EMPTY	Number of non-valid words at the end of a burst.
еор	Indicates the RX Avalon streaming interface to assert an end-of-packet signal.
sop	Indicates the RX Avalon streaming interface to assert a start-of-packet signal.
seop	Indicates the RX Avalon streaming interface to assert a start-of-packet and an end-of-packet in the same cycle.
align	Check RX alignment.
CRC32	The values of computed CRC.
usr	Indicates that the control word contains user-defined information.



#### 3.1.2.1. Start-of-burst CW

Figure 8. Start-of-burst CW Format

		START							
	63:56		RSVD						
	55:48				RSV	D			
	47:40		RSVD						
data	39:32		RSVD						
uata	31:24				RSV	D			
	23:16		sop	usr	align=0	seop			
	15:8	channel							
	7:0	'hfb(start)							
control	7:0	0	0	0	0	0	0	0	1

In Full mode, you can insert the START CW by asserting the  $tx\_avs\_startofpacket$  signal. When you assert only the  $tx\_avs\_startofpacket$  signal, the sop bit is set. When you assert both the  $tx\_avs\_startofpacket$  and  $tx\_avs\_endofpacket$  signals, the seop bit is set.

Table 11. START CW Field Values

Field	Value
sop/seop	1
usr <sup>(7)</sup>	Depending on the tx_is_usr_cmd signal:  1: When tx_is_usr_cmd = 1  0: When tx_is_usr_cmd = 0
align	0

In Basic mode, the MAC sends a START CW after the reset is deasserted. If no data is available, the MAC continuously sends  ${\tt EMPTY\_CYC}$  paired with  ${\tt END}$  and  ${\tt START}$  CWs until you start sending data.

#### 3.1.2.2. End-of-burst CW

Figure 9. End-of-burst CW Format

		END								
	63:56		'hFD							
	55:48		CRC32[31:24]							
	47:40		CRC32[23:16]							
data	39:32		CRC32[15:8]							
uata	31:24				CRC32	[7:0]				
	23:16	eop=1	RSVD	RSVD	RSVD		RSV	/D		
	15:8	RSVD EMPTY								
	7:0	RSVD				n	um_valid_by	/tes_eob		
control	7:0	1	0	0	0	0	0	0	0	

<sup>(7)</sup> This is supported only in Full mode.





The MAC inserts the END CW when the  $tx_avs_endofpacket$  is asserted. The END CW contains the number of valid bytes at the last word and the CRC information.

The CRC value is a 32-bit CRC result for the data between the START CW and the word before the END CW.


The following table shows the values of the fields in END CW.

Table 12. END CW Field Values

Field	Value
eop	1
CRC32	CRC32 computed value.
num_valid_bytes_eob	Number of valid bytes at the last word.

# 3.1.2.3. Alignment Paired CW

Figure 10. Alignment Paired CW Format



The ALIGN CW is a paired CW with START/END or END/START CWs. You can insert the ALIGN paired CW by either asserting the tx\_link\_reinit signal, set the Alignment Period counter, or initiating a reset. When the ALIGN paired CW is inserted, the align field is set to 1 to initiate the receiver alignment block to check data alignment across all lanes.



#### UG-20240 | 2020.03.12




Table 13. ALIGN CW Field Values

Field	Value
align	1
eop	0
sop	0
usr	0
seop	0

# 3.1.2.4. Empty-cycle CW

Figure 11. Empty-cycle CW Format



When you deassert  $tx_avs_valid$  for two clock cycles during a burst, the MAC inserts an <code>EMPTY\_CYC</code> CW paired with <code>END/START</code> CWs. You can use this CW when there is no data available for transmission momentarily.

When you deassert  $tx_avs_valid$  for one cycle, the IP deasserts  $tx_avs_valid$  for twice the period of  $tx_avs_valid$  deassertion to generate a pair of END/START CWs.

Table 14. EMPTY\_CYC CW Field Values

Field	Value
align	0
eop	0
	continued





Field	Value
sop	0
usr	0
seop	0

# 3.1.2.5. Idle CW

Figure 12. Idle CW Format

		IDLE CW							
	63:56		'h07						
	55:48				'h	07			
	47:40				'h	07			
data	39:32		'h07						
uata	31:24		'h07						
	23:16		'h07						
	15:8	'h07							
	7:0	'h07							
control	7:0	1	1	1	1	1	1	1	1

The MAC insert the IDLE CW when there is no transmission. During this period, the  $tx_avs_valid$  signal is low.

You can use the IDLE CW when a burst transfer has completed or the transmission is in an idle state.

#### 3.1.2.6. Data Word

The data word is the payload of a packet. The XGMII control bits are all set to 0 in data word format.

Figure 13. Data Word Format

64+8 bits XGMII Interface DATA WORD 63:56 user data 7 55:48 user data 6 47:40 user data 5 39:32 user data 4 data 31:24 user data 3 23:16 user data 2 15:8 user data 1 7:0 user data 0 7:0 control 0 0

# 3.1.3. TX CRC

You can enable the TX CRC block using the **Enable CRC** parameter in the IP Parameter Editor. This feature is supported in both Basic and Full modes.



#### UG-20240 | 2020.03.12



The MAC adds the CRC value to the END CW by asserting the  $tx_avs_endofpacket$  signal. In the BASIC mode, only the ALIGN CW paired with END CW contains a valid CRC field.

The TX CRC block interfaces with the TX Control Word Insertion and TX MII Encode block. The TX CRC block computes the CRC value for 64-bit value per-cycle data starting from the START CW up to the END CW.

You can assert the  $crc\_error\_inject$  signal to intentionally corrupt data in a specific lane to create CRC errors.

# 3.1.4. TX MII Encoder

The TX MII encoder handles the packet transmission from the MAC to the TX PCS.

In PAM4 mode, a custom PCS always contains four Ethernet channels. Therefore the MII bus data pattern in PAM4 mode is different than the MII bus data pattern in NRZ mode. The following figure shows the data pattern on the 8-bit MII bus in PAM4 modulation mode. The START and END CW appear once in every four MII lanes.

Figure 14. PAM4 Modulation Mode MII Data Pattern

CYCLE 1	CYCLE 2	CYCLE 3	CYCLE 4	CYCLE 5
SOP_CW	DATA_1	DATA_9	DATA_17	EOP_CW
DATA_DUMMY	DATA_2	DATA_10	DATA_18	IDLE
DATA_DUMMY	DATA_3	DATA_11	DATA_19	IDLE
DATA_DUMMY	DATA_4	DATA_12	DATA_20	IDLE
SOP_CW	DATA_5	DATA_13	DATA_21	EOP_CW
DATA_DUMMY	DATA_6	DATA_14	DATA_22	IDLE
DATA_DUMMY	DATA_7	DATA_15	DATA_23	IDLE
DATA_DUMMY	DATA_8	DATA_16	DATA_24	IDLE

The following figure shows the data pattern on the 8-bit MII bus in NRZ modulation mode. The START and END CW appear in every MII lanes.



Figure 15. NRZ Modulation Mode MII Data Pattern

CYCLE 1	CYCLE 2	CYCLE 3	CYCLE 4	CYCLE 5
SOP_CW	DATA_1	DATA_9	DATA_17	EOP_CW
SOP_CW	DATA_2	DATA_10	DATA_18	EOP_CW
SOP_CW	DATA_3	DATA_11	DATA_19	EOP_CW
SOP_CW	DATA_4	DATA_12	DATA_20	EOP_CW
SOP_CW	DATA_5	DATA_13	DATA_21	EOP_CW
SOP_CW	DATA_6	DATA_14	DATA_22	EOP_CW
SOP_CW	DATA_7	DATA_15	DATA_23	EOP_CW
SOP_CW	DATA_8	DATA_16	DATA_24	EOP_CW

# 3.1.5. TX PCS and PMA

The Serial Lite IV Intel FPGA IP uses the custom PCS variant in the E-tile Hard IP for Ethernet Intel FPGA IP.

For more information about the custom PCS variant from the E-tile Hard IP for Ethernet Intel FPGA IP, refer to the *E-tile Hard IP User Guide: E-tile Hard IP for Ethernet and E-Tile CPRI PHY Intel FPGA IPs.* 

# **Related Information**

About the E-tile Hard IP for Ethernet Intel FPGA IP Core

# 3.2. RX Datapath


The RX datapath consists of the following components:

- PMA block
- PCS block
- MII decoder
- CRC
- Deskew block
- Control Word removal block





Figure 16. RX Datapath



# 3.2.1. RX PCS and PMA

The Serial Lite IV Intel FPGA IP uses the custom PCS variant in the E-tile Hard IP for Ethernet Intel FPGA IP.

For more information about the custom PCS variant from the E-tile Hard IP for Ethernet Intel FPGA IP, refer to the *E-tile Hard IP User Guide: E-tile Hard IP for Ethernet and E-Tile CPRI PHY Intel FPGA IPs.* 

#### **Related Information**

About the E-tile Hard IP for Ethernet Intel FPGA IP Core

# 3.2.2. RX MII Decoder

This block identifies if incoming data contains control word and alignment markers.

The RX MII decoder outputs data in the form of 1-bit valid, 1-bit marker indicator, 1-bit control indicator, and 64-bit data per lane.





# 3.2.3. RX CRC

You can enable the TX CRC block using the **Enable CRC** parameter in the IP Parameter Editor. This feature is supported in both Basic and Full modes.

The RX CRC block interfaces with the RX Control Word Removal and RX MII Decoder blocks. The IP asserts rx crc error signal when a CRC error occurs.

The IP deasserts the  $rx\_crc\_error$  at every new burst. It is an output to the user logic for user logic error handling.

# 3.2.4. RX Deskew

The RX deskew block detects the alignment markers for each lane and re-aligns the data before sending it to the RX CW removal block.

You can choose to let the IP core to align the data for each lane automatically when an alignment error occurs by setting the **Enable Auto Alignment** parameter in the IP parameter Editor. If you disable the automatic alignment feature, the IP core asserts the  $rx\_error$  signal to indicate alignment error. You must assert the  $rx\_link\_reinit$  to initiate the lane alignment process when a lane alignment error occurs.

The RX deskew detects the alignment markers based on a state machine. The following diagram shows the states in the RX deskew block.





Figure 17. RX Deskew Lane Alignment State Machine with Auto Alignment Enabled Flow Chart







Figure 18. RX Deskew Lane Alignment State Machine with Auto Alignment Disabled Flow Chart



- 1. The alignment process starts with the IDLE state. The block moves to WAIT state when all PCS lanes are ready and rx\_link\_reinit is deasserted.
- 2. In WAIT state, the block checks all detected markers are asserted within the same cycle. If this condition is true, the block moves to the ALIGNED state.
- 3. When the block is in the ALIGNED state, it indicates the lanes are aligned. In this state, the block continues to monitor lane alignment and check if all markers are present within the same cycle. If at least one marker is not present in the same cycle and the **Enable Auto Alignment** parameter is set, the block goes to the

UG-20240 | 2020.03.12



IDLE state to re-initialize the alignment process. If **Enable Auto Alignment** is not set and at least one marker is not present in the same cycle, the block goes to ERROR state and waits for the user logic to assert  $rx_link_reinit$  signal to initiate lane alignment process.

Figure 19. Lane Realignment with Enable Auto Alignment Enabled





Figure 20. Lane Realignment with Enable Auto Alignment Disabled



### 3.2.5. RX CW Removal

This block decodes the CW and sends data to the user logic using the Avalon streaming interface after the removal of the CW.

When there is no valid data available, the RX CW removal block deasserts the  $rx\_avs\_valid$  signal.

In FULL mode, if the user bit is set, this block asserts the  $rx_is_usr_cmd$  signal and the data in the first clock cycle is used as user-defined information or command.

When  $rx_{avs\_ready}$  deasserts and  $rx_{avs\_valid}$  asserts, the RX CW removal block generates an error condition to the user logic.

The Avalon streaming signals related to this block are:

- rx\_avs\_startofpacket
- rx\_avs\_endofpacket
- rx\_avs\_channel
- rx\_avs\_empty
- rx\_avs\_data





- rx\_avs\_valid
- rx\_num\_valid\_bytes\_eob
- rx is usr cmd (only available in Full mode)

# 3.3. Serial Lite IV Intel FPGA IP Clock Architecture

The Serial Lite IV Intel FPGA IP has four clock inputs which generate clocks to different blocks:


- Transceiver reference clock (xcvr\_ref\_clk)—Input clock from external clock chips or oscillators which generates clocks for TX MAC, RX MAC, and TX and RX custom PCS blocks. The IP supports reference clocks provided from separate clock chips or oscillators with a tolerance of ±100 ppm clock variation between the different clock chips or oscillators. Refer to Parameters for supported frequency range.
- TX core clock (tx\_core\_clk)—This clock is derived from transceiver PLL (clk\_pll\_div64[mid\_ch]) in the custom PCS and is used for TX custom PCS interface and TX MAC. This clock is also an output clock from the IP to connect to the TX user logic.
- RX core clock (rx\_core\_clk)—This clock is derived from the transceiver PLL (clk\_pll\_div64[mid\_ch]) in the custom PCS and is used for RX custom PCS interface, RX deskew FIFO, and RX MAC. This clock is also an output clock from the IP to connect to the RX user logic.
- Clock for transceiver reconfiguration interface (reconfig\_clk)—input clock from external clock circuits or oscillators which generates clocks for custom PCS and RS-FEC reconfiguration interface in both TX and RX datapaths. The clock frequency is 100 to 162 MHz. For more about custom PCS and RS-FEC reconfiguration interface, refer to E-tile Hard IP User Guide: E-tile Hard IP for Ethernet and E-Tile CPRI PHY Intel FPGA IPs.

The following block diagram shows Serial Lite IV Intel FPGA IP clock domains and the connections within the IP.





Figure 21. Serial Lite IV Intel FPGA IP Clock Architecture



#### **Related Information**

- E-Tile Transceiver PHY User Guide: Ports and Parameters
- E-tile Hard IP User Guide: E-Tile Hard IP for Ethernet and E-Tile CPRI PHY Intel FPGA IPs

More information about Ethernet reconfiguration interfaces.

• Parameters on page 42


# 3.4. Reset and Link Initialization

The MAC, custom PCS, and reconfiguration blocks have different reset signals:

- TX and RX MAC blocks use tx\_core\_rst\_n and rx\_core\_rst\_n reset signals.
- TX and RX RS-FEC blocks use tx\_pcs\_fec\_phy\_reset\_n and rx\_pcs\_fec\_phy\_reset\_n reset signals.
- Reconfiguration block uses the reconfig\_reset reset signal.



Figure 22. Reset Architecture



#### **Related Information**

- Reset Guidelines on page 51
- Serial Lite IV Intel Stratix 10 FPGA IP Design Example User Guide: Serial Lite IV IP Toolkit
- Serial Lite IV Intel Agilex FPGA IP Design Example User Guide

# 3.4.1. TX Reset and Initialization Sequence


The following is the TX reset sequence for Serial Lite IV Intel FPGA IP:

- Assert tx\_pcs\_fec\_phy\_reset\_n, tx\_core\_rst\_n, and reconfig\_reset simultaneously to reset the custom PCS, MAC, and reconfiguration blocks. Release the custom PCS and reconfiguration reset after 200 ns to ensure the blocks are properly reset.
- 2. The IP then asserts the phy\_tx\_lanes\_stable, tx\_pll\_locked, and phy\_ehip\_ready signals after the custom PCS reset is released, to indicate the TX PHY is ready for transmission.
- 3. The tx\_core\_rst\_n signal deasserts after phy\_ehip\_ready signal goes high.
- 4. The IP starts transmitting IDLE characters on the MII interface once the MAC is out of reset. There is no requirement for TX lane alignment and skewing because all lanes use the same clock.
- 5. While transmitting IDLE characters, the MAC asserts the tx\_link\_up signal.
- The MAC then starts transmitting ALIGN paired with START/END or END/START CW at a fixed interval to initiate the lane alignment process of the connected receiver.





Figure 23. TX Reset and Initialization Timing Diagram




# 3.4.2. RX Reset and Initialization Sequence

The following is the TX reset sequence for Serial Lite IV Intel FPGA IP:

- 1. Assert rx\_pcs\_fec\_phy\_reset\_n, rx\_core\_rst\_n, and reconfig\_reset simultaneously to reset the custom PCS, MAC, and reconfiguration blocks. Release the custom PCS and reconfiguration reset after 200 ns to ensure the blocks are properly reset.
- 2. The IP then asserts the phy\_rx\_pcs\_readysignal after the custom PCS reset is released, to indicate RX PHY is ready for transmission.
- 3. The rx\_core\_rst\_n signal deasserts after phy\_rx\_pcs\_ready signal goes high.
- 4. The IP starts the lane alignment process after the RX MAC reset is released and upon receiving ALIGN paired with START/END or END/START CW.
- 5. The RX deskew block asserts the  $rx\_link\_up$  signal once alignment for all lanes has complete.
- 6. The IP then asserts the  $rx_link_up$  signal to the user logic to indicate that the RX link is ready to start data reception.

Figure 24. RX Reset ad Initialization Timing Diagram







# 3.4.3. PMA Adaptation Flow

The PMA block in the Serial Lite IV Intel FPGA IP uses the same PMA adaptation flow as the E-Tile Hard IP for Ethernet Intel FPGA IP. You may refer to the *Ethernet Adaptation Flow with Non-external AIB clocking* in the *E-tile Hard IP User Guide: E-Tile Hard IP for Ethernet and E-Tile CPRI PHY Intel FPGA IPs* user guide to trigger the PMA adaptation flow for the Serial Lite IV Intel FPGA IP.

#### **Related Information**

E-tile Hard IP User Guide: E-Tile Hard IP for Ethernet and E-Tile CPRI PHY Intel FPGA IPs

More information about PMA adaptation flow.

# 3.5. Link Rate and Bandwidth Efficiency Calculation

The Serial Lite IV Intel FPGA IP bandwidth efficiency calculation is as below:

Bandwidth efficiency = raw\_rate \* 64/66 \* (burst\_size - burst\_size\_ovhd)/burst\_size \* [align\_marker\_period / (align\_marker\_period + align\_marker\_width)] \* [(srl4\_align\_period - 2) / srl4\_align\_period]

**Table 15.** Bandwidth Efficiency Variables Description

Variable	Description
raw_rate	This is the bit rate achieved by the serial interface. raw_rate = SERDES width * transceiver clock frequency Example: raw_rate = 64 * 402.812500 Gbps = 25.78 Gbps
burst_size	Value of burst size. To calculate average bandwidth efficiency, use common burst size value. For maximum rate, use maximum burst size value.
burst_size_ovhd	The burst size overhead value.  In Full mode, the burst_size_ovhd value is referring to the START and END paired CW.  In Basic mode, there is no burst_size_ovhd because there is no START and END paired CW.
align_marker_period	The value of the period where an alignment marker is inserted.  The value is 81920 clock cycle for compilation and 1280 for fast simulation. This value is obtained from the PCS hard logic.
align_marker_width	The number of clock cycles where a valid alignment marker signal is held high.
srl4_align_period	The number of clock cycles between two alignment markers. You can set this value using the <b>Alignment Period</b> parameter in the IP Parameter Editor.

The link rate calculations are as below:

Effective rate = bandwidth efficiency \* raw\_rate

You can get the maximum user clock frequency with the following equation. The maximum user clock frequency calculation assumes continuous data streaming and no IDLE cycle occurs at the user logic. This rate is important when designing the user logic FIFO to avoid FIFO overflow.



# 3. Functional Description

UG-20240 | 2020.03.12



Maximum user clock frequency = effective rate / 64





# 4. Getting Started

# 4.1. Installing and Licensing Intel FPGA IP Cores

The Intel Quartus Prime software installation includes the Intel FPGA IP library. This library provides many useful IP cores for your production use without the need for an additional license. Some Intel FPGA IP cores require purchase of a separate license for production use. The Intel FPGA IP Evaluation Mode allows you to evaluate these licensed Intel FPGA IP cores in simulation and hardware, before deciding to purchase a full production IP core license. You only need to purchase a full production license for licensed Intel IP cores after you complete hardware testing and are ready to use the IP in production.

The Intel Quartus Prime software installs IP cores in the following locations by default:

# Figure 25. IP Core Installation Path




Table 16. IP Core Installation Locations

Location	Software	Platform
<pre><drive>:\intelFPGA_pro\quartus\ip\altera</drive></pre>	Intel Quartus Prime Pro Edition	Windows*
<pre><home directory="">:/intelFPGA_pro/quartus/ip/altera</home></pre>	Intel Quartus Prime Pro Edition	Linux*

Note: The Intel Quartus Prime software does not support spaces in the installation path.

# 4.1.1. Intel FPGA IP Evaluation Mode

The free Intel FPGA IP Evaluation Mode allows you to evaluate licensed Intel FPGA IP cores in simulation and hardware before purchase. Intel FPGA IP Evaluation Mode supports the following evaluations without additional license:

- Simulate the behavior of a licensed Intel FPGA IP core in your system.
- Verify the functionality, size, and speed of the IP core quickly and easily.
- Generate time-limited device programming files for designs that include IP cores.
- Program a device with your IP core and verify your design in hardware.

Intel Corporation. All rights reserved. Agilex, Altera, Arria, Cyclone, Enpirion, Intel, the Intel logo, MAX, Nios, Quartus and Stratix words and logos are trademarks of Intel Corporation or its subsidiaries in the U.S. and/or other countries. Intel warrants performance of its FPGA and semiconductor products to current specifications in accordance with Intel's standard warranty, but reserves the right to make changes to any products and services at any time without notice. Intel assumes no responsibility or liability arising out of the application or use of any information, product, or service described herein except as expressly agreed to in writing by Intel. Intel customers are advised to obtain the latest version of device specifications before relying on any published information and before placing orders for products or services.

ISO 9001:2015 Registered



Intel FPGA IP Evaluation Mode supports the following operation modes:


- **Tethered**—Allows running the design containing the licensed Intel FPGA IP indefinitely with a connection between your board and the host computer. Tethered mode requires a serial joint test action group (JTAG) cable connected between the JTAG port on your board and the host computer, which is running the Intel Quartus Prime Programmer for the duration of the hardware evaluation period. The Programmer only requires a minimum installation of the Intel Quartus Prime software, and requires no Intel Quartus Prime license. The host computer controls the evaluation time by sending a periodic signal to the device via the JTAG port. If all licensed IP cores in the design support tethered mode, the evaluation time runs until any IP core evaluation expires. If all of the IP cores support unlimited evaluation time, the device does not time-out.
- **Untethered**—Allows running the design containing the licensed IP for a limited time. The IP core reverts to untethered mode if the device disconnects from the host computer running the Intel Quartus Prime software. The IP core also reverts to untethered mode if any other licensed IP core in the design does not support tethered mode.

When the evaluation time expires for any licensed Intel FPGA IP in the design, the design stops functioning. All IP cores that use the Intel FPGA IP Evaluation Mode time out simultaneously when any IP core in the design times out. When the evaluation time expires, you must reprogram the FPGA device before continuing hardware verification. To extend use of the IP core for production, purchase a full production license for the IP core.

You must purchase the license and generate a full production license key before you can generate an unrestricted device programming file. During Intel FPGA IP Evaluation Mode, the Compiler only generates a time-limited device programming file (croject name> time limited.sof) that expires at the time limit.



Figure 26. Intel FPGA IP Evaluation Mode Flow



Note: Refer to each IP core's user guide for parameterization steps and implementation details.

Intel licenses IP cores on a per-seat, perpetual basis. The license fee includes first-year maintenance and support. You must renew the maintenance contract to receive updates, bug fixes, and technical support beyond the first year. You must purchase a full production license for Intel FPGA IP cores that require a production license, before generating programming files that you may use for an unlimited time. During Intel FPGA IP Evaluation Mode, the Compiler only generates a time-limited device programming file (project name>\_time\_limited.sof) that expires at the time limit. To obtain your production license keys, visit the Self-Service Licensing Center.

The Intel FPGA Software License Agreements govern the installation and use of licensed IP cores, the Intel Quartus Prime design software, and all unlicensed IP cores.



#### **Related Information**

- Intel Quartus Prime Licensing Site
- Introduction to Intel FPGA Software Installation and Licensing

# 4.2. Specifying the IP Core Parameters and Options

The IP parameter editor allows you to quickly configure your custom IP variation. Use the following steps to specify IP core options and parameters in the Intel Quartus Prime Pro Edition software.

- 1. If you do not already have an Intel Quartus Prime Pro Edition project in which to integrate your Serial Lite IV Intel FPGA IP core, you must create one.
  - a. In the Intel Quartus Prime Pro Edition, click **File** ➤ **New Project Wizard** to create a new Quartus Prime project, or **File** ➤ **Open Project** to open an existing Quartus Prime project. The wizard prompts you to specify a device.
  - Specify the device family Intel Stratix 10 or Intel Agilex and select a production E-tile device that meets the speed grade requirements for the IP core.
  - c. Click Finish.
- 2. In the IP Catalog, locate and select **Serial Lite IV**. The **New IP Variation** window appears.
- 3. Specify a top-level name for your new custom IP variation. The parameter editor saves the IP variation settings in a file named <your\_ip>.ip.
- 4. Click **OK**. The parameter editor appears.
- 5. Specify the parameters for your IP core variation. Refer to Parameters on page 42 for information about Serial Lite IV Intel FPGA IP core parameters.
- 6. Optionally, to generate a simulation testbench or compilation and hardware design example, follow the instructions in the *Design Example User Guide*.
- 7. Click **Generate HDL**. The **Generation** dialog box appears.
- 8. Specify output file generation options, and then click **Generate**. The IP variation files generate according to your specifications.
- 9. Click **Finish**. The parameter editor adds the top-level .ip file to the current project automatically. If you are prompted to manually add the .ip file to the project, click **Project** > **Add/Remove Files in Project** to add the file.
- 10. After generating and instantiating your IP variation, make appropriate pin assignments to connect ports and set any appropriate per-instance RTL parameters.

### 4.3. Generated File Structure

The Intel Quartus Prime Pro Edition software generates the following IP core output file structure.

For information about the file structure of the design example, refer to the Serial Lite IV Intel Stratix 10 FPGA IP Design Example User Guide and Serial Lite IV Intel Agilex FPGA IP Design Example User Guide.



Figure 27. Serial Lite IV IP Core Generated Files




Table 17. Serial Lite IV IP Core Generated Files

File Name	Description
<pre><your_ip>.ip</your_ip></pre>	The Platform Designer system or top-level IP variation file. <your_ip> is the name that you give your IP variation.</your_ip>
<pre><your_ip>.cmp</your_ip></pre>	The VHDL Component Declaration (.cmp) file is a text file that contains local generic and port definitions that you can use in VHDL design files.
<pre><your_ip>.html</your_ip></pre>	A report that contains connection information, a memory map showing the address of each slave with respect to each master to which it is connected, and parameter assignments.
<pre><your_ip>_generation.rpt</your_ip></pre>	IP or Platform Designer generation log file. A summary of the messages during IP generation.
<pre><your_ip>.qgsimc</your_ip></pre>	Lists simulation parameters to support incremental regeneration.
<pre><your_ip>.qgsynthc</your_ip></pre>	Lists synthesis parameters to support incremental regeneration.
<pre><your_ip>.qip</your_ip></pre>	Contains all the required information about the IP component to integrate and compile the IP component in the Intel Quartus Prime software.
	continued



File Name	Description
<pre><your_ip>.sopcinfo</your_ip></pre>	Describes the connections and IP component parameterizations in your Platform Designer system. You can parse its contents to get requirements when you develop software drivers for IP components.  Downstream tools such as the Nios® II tool chain use this file. The .sopcinfo file and the system.h file generated for the Nios II tool chain include address map information for each slave relative to each master that accesses the slave. Different masters may have a different address map to access a particular slave component.
<pre><your_ip>.csv</your_ip></pre>	Contains information about the upgrade status of the IP component.
<pre><your_ip>.spd</your_ip></pre>	Required input file for ip-make-simscript to generate simulation scripts for supported simulators. The .spd file contains a list of files generated for simulation, along with information about memories that you can initialize.
<pre><your_ip>_bb.v</your_ip></pre>	You can use the Verilog black-box (_bb.v) file as an empty module declaration for use as a black box.
<pre><your_ip>_inst.v or _inst.vhd</your_ip></pre>	HDL example instantiation template. You can copy and paste the contents of this file into your HDL file to instantiate the IP variation.
<pre><your_ip>.regmap</your_ip></pre>	If IP contains register information, .regmap file generates. The .regmap file describes the register map information of master and slave interfaces. This file complements the .sopcinfo file by providing more detailed register information about the system. This enables register display views and user customizable statistics in the System Console.
<pre><your_ip>.svd</your_ip></pre>	Allows hard processor system (HPS) System Debug tools to view the register maps of peripherals connected to HPS in a Platform Designer system.  During synthesis, the .svd files for slave interfaces visible to System Console masters are stored in the .sof file in the debug section. System Console reads this section, which Platform Designer can query for register map information. For system slaves, Platform Designer can access the registers by name.
<pre><your_ip>.v or <your_ip>.vhd</your_ip></your_ip></pre>	HDL files that instantiate each submodule or child IP core for synthesis or simulation.
mentor/	Contains a ModelSim* script msim_setup.tcl to set up and run a simulation.
synopsys/vcsmx/	Contains a shell script vcs_setup.sh to set up and run a VCS* simulation.  Contains a shell script vcsmx_setup.sh and synopsys_sim.setup file to set up and run a VCS MX simulation.
cadence/	Contains a shell script ncsim_setup.sh and other setup files to set up and run an NCSim simulation.
xcelium/	Contains a shell script $\texttt{xcelium\_setup.sh}$ and other setup files to set up and run Xcelium* simulation
submodules/	Contains HDL files for the IP core submodules.
<pre><child cores="" ip="">/</child></pre>	For each generated child IP core directory, Platform Designer generates synth/ and sim/ sub-directories.

# 4.4. Simulating Intel FPGA IP Cores

The Intel Quartus Prime software supports IP core RTL simulation in specific EDA simulators. IP generation creates simulation files, including the functional simulation model, any testbench (or example design), and vendor-specific simulator setup scripts for each IP core. Use the functional simulation model and any testbench or example design for simulation. IP generation output may also include scripts to compile and run any testbench. The scripts list all models or libraries you require to simulate your IP core.



The Intel Quartus Prime software provides integration with many simulators and supports multiple simulation flows, including your own scripted and custom simulation flows. Whichever flow you choose, IP core simulation involves the following steps:

- 1. Generate simulation model, testbench (or example design), and simulator setup script files.
- 2. Set up your simulator environment and any simulation scripts.
- 3. Compile simulation model libraries.
- 4. Run your simulator.

### 4.4.1. Simulating and Verifying the Design

By default, the parameter editor generates simulator-specific scripts containing commands to compile, elaborate, and simulate Intel FPGA IP models and simulation model library files. You can copy the commands into your simulation testbench script, or edit these files to add commands for compiling, elaborating, and simulating your design and testbench.

**Table 18.** Intel FPGA IP Core Simulation Scripts

Simulator	File Directory	Script
ModelSim - Intel FPGA Edition	<variation name="">_sim/mentor</variation>	msim_setup.tcl (8)
ModelSim - Intel FPGA Starter Edition		
VCS	<variation name="">_sim/synopsys/vcs</variation>	vcs_setup.sh
VCS MX	<variation name="">_sim/synopsys/vcsmx</variation>	vcsmx_setup.sh synopsys_sim.setup
NCSim	<variation name="">_sim/cadence</variation>	ncsim_setup.sh
Xcelium	<variation name="">_sim/xcelium</variation>	xcelium_setup.sh

# 4.5. Synthesizing IP Cores in Other EDA Tools

Optionally, use another supported EDA tool to synthesize a design that includes Intel FPGA IP cores. When you generate the IP core synthesis files for use with third-party EDA synthesis tools, you can create an area and timing estimation netlist. To enable generation, turn on **Create timing and resource estimates for third-party EDA synthesis tools** when customizing your IP variation.

The area and timing estimation netlist describes the IP core connectivity and architecture, but does not include details about the true functionality. This information enables certain third-party synthesis tools to better report area and timing estimates. In addition, synthesis tools can use the timing information to achieve timing-driven optimizations and improve the quality of results.

<sup>(8)</sup> If you did not set up the EDA tool option— which enables you to start third-party EDA simulators from the Intel Quartus Prime software—run this script in the ModelSim-Intel FPGA Simulator Tcl console (not in the Intel Quartus Prime software Tcl console) to avoid any errors.



UG-20240 | 2020.03.12



The Intel Quartus Prime software generates the <variant name>\_syn.v netlist file in Verilog HDL format, regardless of the output file format you specify. If you use this netlist for synthesis, you must include the IP core wrapper file <variant name>.v or <variant name>.vhd in your Intel Quartus Prime project.

# 4.6. Compiling the Full Design

You can use the **Start Compilation** command on the Processing menu in the Intel Quartus Prime Pro Edition software to compile your design.





# 5. Parameters

#### Table 19. IP

Parameter	Value	Default	Description				
General Design Options							
XCVR Mode	PAM4 NRZ	PAM4	Select the PCS modulation mode.				
Number of lanes	<ul> <li>For PAM4 mode:</li> <li>2</li> <li>4</li> <li>6</li> <li>8</li> <li>For NRZ mode:</li> <li>1 to 16</li> </ul>	2	Select the number of lanes.				
Transceiver reference clock frequency	<ul> <li>For PAM4 mode:         <ul> <li>156.25 MHz</li> <li>312.5 MHz</li> </ul> </li> <li>For NRZ mode:         <ul> <li>138.888888 MHz to 500 MHz</li> </ul> </li> </ul>	156.25 MHz	Specifies the transceiver's reference clock frequency.				
User Interface		•					
Enable Auto Alignment	Enable Disable	Disable	Turn on to enable automatic lane alignment feature.				
Enable RSFEC	Enable Disable	Enable	Turn on to enable the RS-FEC feature. For PAM4 PCS modulation mode, RS-FEC is always enabled.				
Enable CRC	Enable Disable	Disable	Turn on to enable CRC error detection and correction.				
Alignment Period	128-65536	128	Specifies the alignment marker period. The value must be $\mathbf{x}^2$ .				
Streaming Mode	Full     Basic	Full	Select the data streaming for the IP. Full: This mode sends a start-of-packet and end-of-packet cycle within a frame.				
			continued				

Intel Corporation. All rights reserved. Agilex, Altera, Arria, Cyclone, Enpirion, Intel, the Intel logo, MAX, Nios, Quartus and Stratix words and logos are trademarks of Intel Corporation or its subsidiaries in the U.S. and/or other countries. Intel warrants performance of its FPGA and semiconductor products to current specifications in accordance with Intel's standard warranty, but reserves the right to make changes to any products and services at any time without notice. Intel assumes no responsibility or liability arising out of the application or use of any information, product, or service described herein except as expressly agreed to in writing by Intel. Intel customers are advised to obtain the latest version of device specifications before relying on any published information and before placing orders for products or services.



Parameter	Value	Default	Description
			Basic: This is a pure streaming mode where data is sent without a start-of-packet, empty, and end-of-packet to increase bandwidth.
Transceiver data rate	For PAM4 mode:  32.0 Gbps  40.0 Gbps  53.125 Gbps  56.0 Gbps  For NRZ with RS-FEC disabled mode:  9.92 Gbps to 28.0 Gbps  For NRZ with RS-FEC enabled mode:  10.3125 Gbps to 28.0 Gbps	53.125 Gbps (PAM4) 25.0 Gbps (NRZ)	Specifies the effective data rate at the output of the transceiver incorporating transmission and other overheads. The value is calculated by the IP by rounding up to 1 decimal place in Gbps unit.

### **IP Debug and Phy Dynamic Reconfiguration**

### **Table 20.** Native Transceiver Phy

Parameter	Value	Default	Description			
Dynamic Reconfiguration						
Enable dynamic reconfiguration	_	Enable	Turn on to enable dynamic reconfiguration interface of Transceiver Native PHY.			
Enable Native PHY Debug Master Endpoint	Disable Enable	Disable	Turn on to enable the Native PHY Debug Master Endpoint and Optional Reconfiguration Logic Parameters of Transceiver Native PHY.			
Optional Reconfiguration Logic		•				
Enable capability registers	Disable Enable	Disable	Turn on to enable capability register of Transceiver Native PHY, which provide high level information about the transceiver PLL configuration.			
Set user-defined IP identifier	_	0	Sets a user-defined numeric identifier that can be read from the user-identifier offset when the capability registers are enabled. You must enable the <b>Enable capability registers</b> parameter to change the value for this parameter.			
Enable control and status registers	Disable Enable	Disable	Turn on to enable control and status registers of Transceiver Native PHY.			

For parameters in the **PMA Adaptation** tab, refer to the PMA Adaptation topic in the *E-Tile Transceiver PHY User Guide*.

#### **Related Information**

- E-Tile Transceiver PHY User Guide: PMA Parameters Information about PMA Adaptation parameters.
- E-Tile Transceiver PHY User Guide: Dynamic Reconfiguration Examples Information about configuring PMA parameters.
- Serial Lite IV Intel FPGA IP Clock Architecture on page 28
- Clock Signals on page 44







# **6. Serial Lite IV Intel FPGA IP Interface Signals**

# **6.1. Clock Signals**

### Table 21. Clock Signals

Name	Width	Direction	Description
tx_core_clkout	1	Output	TX core clock for the TX custom PCS interface, TX MAC and user logics in the TX datapath.  This clock is generated from the custom PCS block.
rx_core_clkout	1	Output	RX core clock for the RX custom PCS interface, RX deskew FIFO, RX MAC and user logics in the RX datapath.  This clock is generated from the custom PCS block.
xcvr_ref_clk	1	Input	Transceiver reference clock. The IP supports reference clocks provided from separate clock chips or oscillators with a tolerance of $\pm 100$ ppm clock variation between the different clock chips or oscillators. Refer to <i>Parameters</i> for supported frequency range.
reconfig_clk	1	Input	Input clock for transceiver reconfiguration interface. The clock frequency is 100 to 162 MHz. Connect this input clock signal to external clock circuits or oscillators.

### **Related Information**

Parameters on page 42

# 6.2. Reset Signals

**Table 22. Reset Signals** 

Name	Width	Direction	Clock Domain	Description
tx_core_rst_n	1	Input	Asynchronous	Active-low reset signal. Resets the Serial Lite IV TX MAC.
rx_core_rst_n	1	Input	Asynchronous	Active-low reset signal. Resets the Serial Lite IV RX MAC.
tx_pcs_fec_phy_reset_n	1	Input	Asynchronous	Active-low reset signal. Resets the Serial Lite IV TX custom PCS.
rx_pcs_fec_phy_reset_n	1	Input	Asynchronous	Active-low reset signal. Resets the Serial Lite IV RX custom PCS.
reconfig_reset	lane/2 (PAM4 mode)     lane/4 (NRZ mode)	Input	reconfig_clk	Active-low reset signal. Resets the Avalon memory-mapped interface reconfiguration block.

Intel Corporation. All rights reserved. Agilex, Altera, Arria, Cyclone, Enpirion, Intel, the Intel logo, MAX, Nios, Quartus and Stratix words and logos are trademarks of Intel Corporation or its subsidiaries in the U.S. and/or other countries. Intel warrants performance of its FPGA and semiconductor products to current specifications in accordance with Intel's standard warranty, but reserves the right to make changes to any products and services at any time without notice. Intel assumes no responsibility or liability arising out of the application or use of any information, product, or service described herein except as expressly agreed to in writing by Intel. Intel customers are advised to obtain the latest version of device specifications before relying on any published information and before placing orders for products or services.

9001:2015 Registered



# **6.3. MAC Signals**

### **Table 23. TX MAC Signals**

Name	Width	Direction	Clock Domain	Description
tx_avs_ready	1	Output	tx_core_clkout	Avalon streaming signal. When asserted, indicates that the TX MAC is ready to accept data.
tx_avs_data	• (64*N)*2 (PAM4 mode) • 64*N (NRZ mode)	Input	tx_core_clkout	Avalon streaming signal. TX data.
tx_avs_channel	8	Input	tx_core_clkout	Avalon streaming signal.  The channel number for data being transferred on the current cycle.  This signal is not available in Basic mode.
tx_avs_valid	1	Input	tx_core_clkout	Avalon streaming signal. When asserted, indicates the TX data signal is valid.
tx_avs_startofpacket	1	Input	tx_core_clkout	Avalon streaming signal.  When asserted, indicates the start of a TX data packet.  Assert for only a single clock cycle for each packet.  This signal is not available in Basic mode.
tx_avs_endofpacket	1	Input	tx_core_clkout	Avalon streaming signal.  When asserted, indicates the end of a TX data packet.  Assert for only a single clock cycle for each packet.  This signal is not available in Basic mode.
tx_avs_empty	5	Input	tx_core_clkout	Avalon streaming signal.  Indicates the number of non-valid words in the final burst of the TX data.  This signal is not available in Basic mode.
tx_num_valid_bytes_eob	4	Input	tx_core_clkout	Indicates the number of valid bytes in the last word of the final burst. This signal is not available in Basic mode.
tx_is_usr_cmd	1	Input	tx_core_clkout	When asserted, this signal initiate a user-defined information cycle.  Assert this signal at the same clock cycle as tx_startofpacket assertion.  This signal is not available in Basic mode.
tx_link_up	1	Output	tx_core_clkout	When asserted, indicates the TX data link is ready for data transmission.
tx_link_reinit	1	Output	tx_core_clkout	When asserted, this signal initiates lanes re-alignment.
		1		continued



Name	Width	Direction	Clock Domain	Description
				Assert this signal for one clock cycle to trigger the MAC to send ALIGN CW.
crc_error_inject	N	Input	tx_core_clkout	When asserted, the MAC injects a CRC32 error to selected lanes.
tx_error	5	Output	tx_core_clkout	Not used.

The following timing diagram shows an example of TX data transmissions of 10 words from user logic across 10 TX serial lanes.

Figure 28. TX Data Transmission Timing Diagram




Table 24. RX MAC Signals

Name	Width	Direction	Clock Domain	Description
rx_avs_ready	1	Input	rx_core_clkout	Avalon streaming signal.  When asserted, indicates that the user logic is ready to accept data.
rx_avs_data	(64*N)*2 (PAM4 mode) 64*N (NRZ mode)	Output	rx_core_clkout	Avalon streaming signal. RX data.
rx_avs_channel	8	Output	rx_core_clkout	Avalon streaming signal. The channel number for data being received on the current cycle. This signal is not available in Basic mode.
rx_avs_valid	1	Output	rx_core_clkout	Avalon streaming signal.  When asserted, indicates the RX data signal is valid.
rx_avs_startofpacket	1	Output	rx_core_clkout	Avalon streaming signal.  When asserted, indicates the start of an RX data packet.  Assert for only a single clock cycle for each packet.  This signal is not available in Basic mode.
rx_avs_endofpacket	1	Output	rx_core_clkout	Avalon streaming signal.
	•	•	,	continued



Name	Width	Direction	Clock Domain	Description
				When asserted, indicates the end of an RX data packet. Assert for only a single clock cycle for each packet. This signal is not available in Basic mode.
rx_avs_empty	5	Output	rx_core_clkout	Avalon streaming signal. Indicates the number of non-valid words in the final burst of the RX data. This signal is not available in Basic mode.
rx_num_valid_bytes_eob	4	Output	rx_core_clkout	Indicates the number of valid bytes in the last word of the final burst.  This signal is not available in Basic mode.
rx_is_usr_cmd	1	Output	rx_core_clkout	When asserted, this signal initiate a user-defined information cycle.  Assert this signal at the same clock cycle as tx_startofpacket assertion.  This signal is not available in Basic mode.
rx_link_up	1	Output	rx_core_clkout	When asserted, indicates the RX data link is ready for data reception.
rx_link_reinit	1	Input	rx_core_clkout	When asserted, this signal initiates lanes re-alignment.  If you disable Enable Auto Alignment, assert this signal for one clock cycle to trigger the MAC to re-align the lanes. If the Enable Auto Alignment is set, the MAC re-align the lanes automatically.  Do not assert this signal when Enable Auto Alignment is set.
rx_error	(N*2*2)+3 (PAM4 mode) (N*2)*3 (NRZ mode)	Output	rx_core_clkout	<ul> <li>When asserted, indicates error conditions occur in the RX datapath.</li> <li>[(N*2+2):N+3] = Indicates PCS error for specific lane.</li> <li>[N+2] = Indicates alignment error. Reinitialize lane alignment if this bit is asserted.</li> <li>[N+1]= Indicates data is forwarded to the user logic when user logic is not ready.</li> <li>[N] = Indicates loss of alignment.</li> <li>[(N-1):0] = Indicates the data contains CRC error.</li> </ul>

# **6.4. Transceiver Reconfiguration Signals**

### **Table 25.** PCS Reconfiguration Signals

Name	Width	idth Direction Clock Domain		Description
phy_reconfig_read	N/2 (PAM4 mode) Input N (NRZ mode)		reconfig_clk	PCS reconfiguration read command signals.
phy_reconfig_write	N/2 (PAM4 mode) Input N (NRZ mode)		reconfig_clk	PCS reconfiguration write command signals.
				continued





Name	Width	Direction	Clock Domain	Description
phy_reconfig_address	21*(N/2) (PAM4 mode) 19*N (NRZ mode)	Input	reconfig_clk	Specifies PCS reconfiguration Avalon memory-mapped interface address in a selected lane. For NRZ mode, each lane has 19 bits and lane 0 address starts from phy_reconfig_address[18:0]. Example, for a 4-lane NRZ design:  • phy_reconfig_address[18: 0] = address for lane 0.  • phy_reconfig_address[37: 19] = address for lane 1.  • phy_reconfig_address[56: 38] = address for lane 2.  • phy_reconfig_address[75: 57] = address for lane 3. For PAM4 mode, the lower 19 bits within the 21-bit bus specify the address and the upper 2 bits specify the lane. Example, for a 4-lane PAM4 design:  • phy_reconfig_address[18: 0] = address for lane 0 and 1, phy_reconfig_address[20: 19] = lane number 0 and 1.  • phy_reconfig_address[39: 21] = address for lane 2 and 3, phy_reconfig_address[41: 40] = lane number 2 and 3.
phy_reconfig_readdata	32*(N/2) 32*N (NRZ mode)	Output	reconfig_clk	Specifies PCS reconfiguration data to be read by a ready cycle in a selected lane.
phy_reconfig_waitrequest	N/2 (PAM4 mode) N (NRZ mode)	Output	reconfig_clk	Represents PCS reconfiguration Avalon memory-mapped interface stalling signal in a selected lane.
phy_reconfig_writedata	32*(N/2) (PAM4 mode) 32*N (NRZ mode)	Input	reconfig_clk	Specifies PCS reconfiguration data to be written on a write cycle in a selected lane.
<pre>phy_reconfig_readdata_val id</pre>	N/2 (PAM4 mode) N (NRZ mode)	Output	reconfig_clk	Specifies PCS reconfiguration received data is valid in a selected lane.

### Table 26. PMA Reconfiguration Signals

In this table, N represents the number of lanes set in the  $\ensuremath{\mathsf{IP}}$  parameter editor.

Name	Width	Direction	Clock Domain	Description
xcvr_reconfig_read	N*2 (PAM4 mode) N (NRZ mode)	Input	reconfig_clk	PMA reconfiguration read command signals.
xcvr_reconfig_write	N*2 (PAM4 mode) N (NRZ mode)	Input	reconfig_clk	PMA reconfiguration write command signals.
xcvr_reconfig_address	19*N*2 (PAM4 mode) 19*N (NRZ mode)	Input	reconfig_clk	Specifies PMA Avalon memory- mapped interface address in a selected lane.





Name	Width	Direction	Clock Domain	Description
				In both PAM4 ad NRZ modes, each lane has 19 bits and lane 0 address starts from xcvr_reconfig_address[18:0].  Example, for a 4-lane design:  xcvr_reconfig_address[18
				:0] = address for lane 0.  • xcvr_reconfig_address[37:19] = address for lane 1.
				• xcvr_reconfig_address[56:38] = address for lane 2.
				• xcvr_reconfig_address[75:57] = address for lane 3.
xcvr_reconfig_readdata	8*N*2 (PAM4 mode) 8*N (NRZ mode)	Output	reconfig_clk	Specifies PMA data to be read by a ready cycle in a selected lane.
xcvr_reconfig_waitrequest	N*2 (PAM4 mode) N (NRZ mode)	Output	reconfig_clk	Represents PMA Avalon memory- mapped interface stalling signal in a selected lane.
xcvr_reconfig_writedata	8*N*2 (PAM4 mode) 8*N (NRZ mode)	Input	reconfig_clk	Specifies PMA data to be written on a write cycle in a selected lane.

# **Table 27. RS-FEC Reconfiguration Signals**

Name	Width	Direction	Clock Domain	Description
rsfec_reconfig_read	1	Input	reconfig_clk	RS-FEC reconfiguration read command signal.
rsfec_reconfig_write	1	Input	reconfig_clk	RS-FEC reconfiguration write command signal.
rsfec_reconfig_address	11 + lane offset	Input	reconfig_clk	Specifies RS-FEC reconfiguration Avalon memory-mapped interface address.  For PAM4 mode:  If N/2 = 1, lane offset is 0  If N/2 = 2, lane offset is 1  If N/2 = 3, lane offset is 2  If N/2 = 4, lane offset is 2  For NRZ mode:  For number of lanes from 1 to 4, the lane offset is 0.  For number of lanes from 5 to 8, the lane offset is 1.  For number of lanes from 9 to 16, the lane offset is 2.
rsfec_reconfig_readdata	8	Output	reconfig_clk	Specifies RS-FEC reconfiguration data to be read by a ready cycle in a selected lane.
rsfec_reconfig_waitrequest	1	Output	reconfig_clk	Represents RS-FEC reconfiguration Avalon memory-mapped interface stalling signal in a selected lane.
rsfec_reconfig_writedata	8	Input	reconfig_clk	Specifies RS-FEC reconfiguration data to be written on a write cycle in a selected lane.



# 6.5. PMA Signals

### Table 28. PMA Signals

Name	Width	Direction	<b>Clock Domain</b>	Description
phy_tx_lanes_stable	N*2 (PAM4 mode) N (NRZ mode)	Output	Asynchronous	When asserted, indicates TX datapath is ready to send data.
tx_pll_locked	N*2 (PAM4 mode) N (NRZ mode)	Output	Asynchronous	When asserted, indicates the TX PLL has achieved lock status.
phy_ehip_ready	N*2 (PAM4 mode) N (NRZ mode)	Output	Asynchronous	When asserted, indicates that the custom PCS has completed internal initialization and ready for transmission.  This signal asserts after tx_pcs_fec_phy_reset_n and tx_pcs_fec_phy_reset_nare deasserted.
tx_serial_data	N*2 (PAM4 mode) N (NRZ mode)	Output	TX serial clock	TX serial pins.
rx_serial_data	N*2 (PAM4 mode) N (NRZ mode)	Input	RX serial clock	RX serial pins.
phy_rx_block_lock	N*2 (PAM4 mode) N (NRZ mode)	Output	Asynchronous	When asserted, indicates that the 66b block alignment has completed for the lanes.
rx_cdr_lock	N*2 (PAM4 mode) N (NRZ mode)	Output	Asynchronous	When asserted, indicates that the recovered clocks are locked to data.
phy_rx_pcs_ready	N*2 (PAM4 mode) N (NRZ mode)	Output	Asynchronous	When asserted, indicates that the RX lanes of the corresponding Ethernet channel are fully aligned and ready to receive data.
phy_rx_hi_ber	N*2 (PAM4 mode) N (NRZ mode)	Output	Asynchronous	When asserted, indicates that the RX PCS of the corresponding Ethernet channel is in a HI BER state.







# 7. Designing with Serial Lite IV Intel FPGA IP

### 7.1. Reset Guidelines

Follow these reset guidelines to implement your system-level reset.

- Tie tx\_pcs\_fec\_phy\_reset\_n and rx\_pcs\_fec\_phy\_reset\_n signals together on the system level in order to reset the TX and RX PCS simultaneously.
- Assert tx\_pcs\_fec\_phy\_reset\_n, rx\_pcs\_fec\_phy\_reset\_n, tx\_core\_rst\_n, rx\_core\_rst\_n, and reconfig\_reset signals at the same time. Refer to Reset and Link Initialization for more information about the IP reset and initialization sequences.
- Hold tx\_pcs\_fec\_phy\_reset\_n, and rx\_pcs\_fec\_phy\_reset\_n signals low, and reconfig\_reset signal high for at least 200 ns to properly reset the custom PCS and the reconfiguration blocks.
- To achieve fast link-up between FPGA devices, reset connected Serial Lite IV Intel FPGA IP cores at the same time. Refer to Serial Lite IV Intel Stratix 10 FPGA IP Design Example User Guide for information about monitoring the IP TX and RX link using the toolkit.

#### **Related Information**

- Reset and Link Initialization on page 29
- Serial Lite IV Intel Stratix 10 FPGA IP Design Example User Guide: Serial Lite IV IP Toolkit
- Serial Lite IV Intel Agilex FPGA IP Design Example User Guide

### 7.2. Error Handling Guidelines

The following table lists the error handling guidelines for error conditions which may occur with the Serial Lite IV Intel FPGA IP design.





Table 29. Error Condition and Handling Guidelines

Error Condition	Guidelines
One or more lanes cannot establish communication after a given time frame.	Implement a time-out system to reset the link at the application level.
A lane loses communication after communication is established.	This may happen after or during the data transfer phases. Implement a link loss detection at the application level and reset the link.
A lane loses communication during the deskew process.	Implement link reinitialization process for the erroneous lane.
Loss lane alignment after all lanes have been aligned.	This may happen after or during data transfer phases. Implement a lane alignment loss detection at the application level to restart the lane alignment process.


### 7.3. E-Tile Channel Placement Tool

You can use the *Intel Stratix 10 E-Tile Channel Placement Tool* to plan your channel placement for Serial Lite IV Intel FPGA IP.

E-tile supports Data Centers, 5G networks, Smart Grid, and other market segments. Ethernet, CPRI, and OTN are the backbone of these emerging and traditional technologies. The *E-Tile Channel Placement Tool*, in conjunction with the *Device Family Pin Connection Guidelines*, allows you to swiftly plan protocol placements in the product prior to reading comprehensive documentation and implementing designs in Intel Quartus Prime.

The Excel-based *E-Tile Channel Placement Tool*, supplemented with **Instructions**, **Legend**, and **Revision** tabs, is available for download at E-Tile Channel Placement Tool.

Figure 29. E-Tile Channel Placement Tool



#### **Related Information**

- Intel Stratix 10 Device Family Pin Connection Guidelines
- Intel Agilex Device Family Pin Connection Guidelines







# 8. Serial Lite IV Intel FPGA IP Registers

There is no register available for the Serial Lite IV MAC. However, the IP utilizes the RS-FEC and PMA registers in the custom PCS. The following table lists the base addresses for the RS-FEC and PMA registers.

Table 30. RS-FEC and PMA Register Base Address

Register Type	Address Range
TX and RX RS-FEC registers	0x000-0x2FF
PMA capability registers	0x40000-0x40144
PMA Avalon memory-mapped interface registers	0x000-0x207

For information on RS-FEC and PMA registers, refer to the *E-Tile Transceiver PHY User Guide*.

#### **Related Information**

E-Tile Transceiver PHY User Guide: RS-FEC Registers

• E-Tile Transceiver PHY User Guide: PMA Register Map





# 9. Serial Lite IV Intel FPGA IP User Guide Archives

IP versions are the same as the Intel Quartus Prime Design Suite software versions up to v19.1. From Intel Quartus Prime Design Suite software version 19.2 or later, IP cores have a new IP versioning scheme.

If an IP core version is not listed, the user guide for the previous IP core version applies.

IP Core Version	User Guide		
1.1.0	Serial Lite IV Streaming Intel FPGA IP User Guide		
1.0.0	Serial Lite IV Streaming Intel FPGA IP User Guide		





# 10. Document Revision History for the Serial Lite IV Intel FPGA IP User Guide

<b>Document Version</b>	Intel Quartus Prime Version	Intel FPGA IP Version	Changes
2020.03.12	19.4	1.2.0	Updated effective rates for PAM4 transceiver mode in the Bandwidth Efficiency table. Removed the effective rate calculation for PAM4 in the Link Rate and Bandwidth Efficiency Calculation topic. Added PMA Adaptation Flow topic and link to the Ethernet Adaptation Flow with Non-external AIB Clocking in the E-tile Hard IP User Guide: E-Tile Hard IP for Ethernet and E-Tile CPRI PHY Intel FPGA IPs user guide.
2020.01.23	19.4	1.2.0	Added ALM count and IP latency for NRZ with RS-FEC enabled mode in the Intel Stratix 10 Serial Lite IV Intel FPGA IP Resource Utilization and Intel Agilex Serial Lite IV Intel FPGA IP Resource Utilization tables.  Added bandwidth efficiency values for NRZ with RS-FEC enabled mode in the Bandwidth Efficiency table.  Updated the effective rate calculations for both NRZ and PAM4 features in the Link Rate and Bandwidth Efficiency Calculation topic.  Updated values for the following parameters in the Parameters topic:  Transceiver data rate  Set user-defined IP identifier  Updated rsfec_reconfig_address signals description for NRZ mode.  Added description to decode addresses and lane numbers for the phy_reconfig_address and xcvr_reconfig_address signals.
2019.09.30	19.3	1.1.0	<ul> <li>Changed IP name to Serial Lite IV Intel FPGA IP.</li> <li>Added support for Intel Agilex devices.</li> <li>Added support for NRZ mode.</li> <li>Added information for CRC feature.</li> <li>Updated PCS, PMA and RS-FEC reconfiguration signals width.</li> </ul>
2019.07.01	19.2	1.0.0	Initial release.

Intel Corporation. All rights reserved. Agilex, Altera, Arria, Cyclone, Enpirion, Intel, the Intel logo, MAX, Nios, Quartus and Stratix words and logos are trademarks of Intel Corporation or its subsidiaries in the U.S. and/or other countries. Intel warrants performance of its FPGA and semiconductor products to current specifications in accordance with Intel's standard warranty, but reserves the right to make changes to any products and services at any time without notice. Intel assumes no responsibility or liability arising out of the application or use of any information, product, or service described herein except as expressly agreed to in writing by Intel. Intel customers are advised to obtain the latest version of device specifications before relying on any published information and before placing orders for products or services.

9001:2015 Registered