

Altera Fault Injection IP Core User Guide

2016.10.31

UG-01173



Subscribe



Send Feedback

The Altera® Fault Injection IP core injects errors into the configuration RAM (CRAM) of an FPGA device.

This procedure simulates soft errors that can occur during normal operation due to single event upsets (SEUs). SEUs are rare events, and are therefore difficult to test. After you instantiate the Fault Injection IP core into your design and configure your device, you can use the Quartus® Prime Fault Injection Debugger tool to induce intentional errors in the FPGA to test the system's response to these errors.

Related Information

- [Debugging Single Event Upset Using the Fault Injection Debugger \(Quartus Prime Standard Edition Handbook Volume 3: Verification\)](#)
- [Debugging Single Event Upset Using the Fault Injection Debugger \(Quartus Prime Pro Edition Handbook Volume 3: Verification\)](#)

Features

- Allows you to evaluate system response for mitigating single event functional interrupts (SEFI).
- Allows you to perform SEFI characterization in-house, eliminating the need for entire system beam testing. Instead, you can limit the beam testing to failures in time (FIT)/Mb measurement at the device level.
- Scale FIT rates according to the SEFI characterization that is relevant to your design architecture. You can randomly distribute fault injections throughout the entire device, or constrain them to specific functional areas to speed up testing.
- Optimize your design to reduce disruption caused by a single event upsets (SEU).

Device Support

The Fault Injection IP core supports Arria® 10 and Stratix® V family devices. The Cyclone® V family supports Fault Injection on devices with the -SC suffix in the ordering code. Contact your local sales representative for ordering information on -SC suffix Cyclone V devices.

Resource Utilization and Performance

The Quartus Prime software generates the following resource estimate for the Stratix A7 FPGA. Results for other devices are similar.

Intel Corporation. All rights reserved. Intel, the Intel logo, Altera, Arria, Cyclone, Enpirion, MAX, Nios, Quartus and Stratix words and logos are trademarks of Intel Corporation or its subsidiaries in the U.S. and/or other countries. Intel warrants performance of its FPGA and semiconductor products to current specifications in accordance with Intel's standard warranty, but reserves the right to make changes to any products and services at any time without notice. Intel assumes no responsibility or liability arising out of the application or use of any information, product, or service described herein except as expressly agreed to in writing by Intel. Intel customers are advised to obtain the latest version of device specifications before relying on any published information and before placing orders for products or services.

*Other names and brands may be claimed as the property of others.

ISO
9001:2008
Registered

ALTERA
now part of Intel

Table 1: Fault Injection IP Core FPGA Performance and Resource Utilization

Device	ALMs	Logic Registers		M20K
		Primary	Secondary	
Stratix V A7	3,821	5,179	0	0

Installing and Licensing IP Cores

The Quartus Prime software installation includes the Altera FPGA IP library. This library provides useful IP core functions for your production use without the need for an additional license. Some MegaCore® IP functions in the library require that you purchase a separate license for production use. The OpenCore® feature allows evaluation of any Altera FPGA IP core in simulation and compilation in the Quartus Prime software. Upon satisfaction with functionality and performance, visit the Self Service Licensing Center to obtain a license number for any Altera FPGA product.

The Quartus Prime software installs IP cores in the following locations by default:

Figure 1: IP Core Installation Path




Table 2: IP Core Installation Locations

Location	Software	Platform
<drive>:\intelFPGA_pro\quartus\ip\altera	Quartus Prime Pro Edition	Windows
<drive>:\intelFPGA\quartus\ip\altera	Quartus Prime Standard Edition	Windows
<home directory>:\intelFPGA_pro/quartus/ip/altera	Quartus Prime Pro Edition	Linux
<home directory>:\intelFPGA/quartus/ip/altera	Quartus Prime Standard Edition	Linux

Customizing and Generating IP Cores

You can customize IP cores to support a wide variety of applications. The Quartus Prime IP Catalog and parameter editor allow you to quickly select and configure IP core ports, features, and output files.

IP Catalog and Parameter Editor

The IP Catalog displays the IP cores available for your project. Use the following features of the IP Catalog to locate and customize an IP core:

- Filter IP Catalog to **Show IP for active device family** or **Show IP for all device families**. If you have no project open, select the **Device Family** in IP Catalog.
- Type in the Search field to locate any full or partial IP core name in IP Catalog.
- Right-click an IP core name in IP Catalog to display details about supported devices, to open the IP core's installation folder, and for links to IP documentation.
- Click **Search for Partner IP** to access partner IP information on the web.

The parameter editor prompts you to specify an IP variation name, optional ports, and output file generation options. The parameter editor generates a top-level Quartus Prime IP file (.ip) for an IP variation in Quartus Prime Pro Edition projects.

The parameter editor generates a top-level Quartus IP file (.qip) for an IP variation in Quartus Prime Standard Edition projects. These files represent the IP variation in the project, and store parameterization information.

Figure 2: IP Parameter Editor (Quartus Prime Pro Edition)





Figure 3: IP Parameter Editor (Quartus Prime Standard Edition)




View IP Port
and Parameter
Details

Specify IP Variation
Name and Target Device

IP Core Generation Output (Quartus Prime Pro Edition)

The Quartus Prime software generates the following output file structure for individual IP cores that are not part of a Qsys system.

Figure 4: Individual IP Core Generation Output (Quartus Prime Pro Edition)



1. If supported and enabled for your IP core variation.

Table 3: Files Generated for IP Cores

File Name	Description
<code><my_ip>.ip</code>	Top-level IP variation file that contains the parameterization of an IP core in your project. If the IP variation is part of a Qsys Pro system, the parameter editor also generates a <code>.qsys</code> file.
<code><my_ip>.cmp</code>	The VHDL Component Declaration (<code>.cmp</code>) file is a text file that contains local generic and port definitions that you use in VHDL design files.

File Name	Description
<code><my_ip>_generation.rpt</code>	IP or Qsys generation log file. A summary of the messages during IP generation.
<code><my_ip>.qgsimc</code> (Qsys Pro systems only)	Simulation caching file that compares the <code>.qsys</code> and <code>.ip</code> files with the current parameterization of the Qsys Pro system and IP core. This comparison determines if Qsys Pro can skip regeneration of the HDL.
<code><my_ip>.qgsynth</code> (Qsys Pro systems only)	Synthesis caching file that compares the <code>.qsys</code> and <code>.ip</code> files with the current parameterization of the Qsys Pro system and IP core. This comparison determines if Qsys Pro can skip regeneration of the HDL.
<code><my_ip>.qip</code>	Contains all information to integrate and compile the IP component.
<code><my_ip>.csv</code>	Contains information about the upgrade status of the IP component.
<code><my_ip>.bsf</code>	A symbol representation of the IP variation for use in Block Diagram Files (<code>.bdf</code>).
<code><my_ip>.spd</code>	Required input file for <code>ip-make-simscript</code> to generate simulation scripts for supported simulators. The <code>.spd</code> file contains a list of files you generate for simulation, along with information about memories that you initialize.
<code><my_ip>.ppf</code>	The Pin Planner File (<code>.ppf</code>) stores the port and node assignments for IP components you create for use with the Pin Planner.
<code><my_ip>_bb.v</code>	Use the Verilog blackbox (<code>_bb.v</code>) file as an empty module declaration for use as a blackbox.
<code><my_ip>.sip</code>	Contains information you require for NativeLink simulation of IP components. Add the <code>.sip</code> file to your Quartus Prime Standard Edition project to enable NativeLink for supported devices. The Quartus Prime Pro Edition software does not support NativeLink simulation.
<code><my_ip>_inst.v</code> or <code>_inst.vhd</code>	HDL example instantiation template. Copy and paste the contents of this file into your HDL file to instantiate the IP variation.
<code><my_ip>.regmap</code>	If the IP contains register information, the Quartus Prime software generates the <code>.regmap</code> file. The <code>.regmap</code> file describes the register map information of master and slave interfaces. This file complements the <code>.sopcinfo</code> file by providing more detailed register information about the system. This file enables register display views and user customizable statistics in System Console.
<code><my_ip>.svd</code>	Allows HPS System Debug tools to view the register maps of peripherals that connect to HPS within a Qsys Pro system. During synthesis, the Quartus Prime software stores the <code>.svd</code> files for slave interface visible to the System Console masters in the <code>.sof</code> file in the debug session. System Console reads this section, which Qsys Pro queries for register map information. For system slaves, Qsys Pro accesses the registers by name.

File Name	Description
<code><my_ip>.v <my_ip>.vhd</code>	HDL files that instantiate each submodule or child IP core for synthesis or simulation.
<code>mentor/</code>	Contains a ModelSim® script <code>msim_setup.tcl</code> to set up and run a simulation.
<code>aldec/</code>	Contains a Riviera-PRO script <code>rivierapro_setup.tcl</code> to setup and run a simulation.
<code>/synopsys/vcs</code> <code>/synopsys/vcsmx</code>	Contains a shell script <code>vcs_setup.sh</code> to set up and run a VCS® simulation. Contains a shell script <code>vcsmx_setup.sh</code> and <code>synopsys_sim.setup</code> file to set up and run a VCS MX® simulation.
<code>/cadence</code>	Contains a shell script <code>ncsim_setup.sh</code> and other setup files to set up and run an NCSIM simulation.
<code>/submodules</code>	Contains HDL files for the IP core submodule.
<code><IP submodule>/</code>	For each generated IP submodule directory Qsys Pro generates <code>/synth</code> and <code>/sim</code> sub-directories.

Instantiating the Fault Injection IP Core

The Fault Injection IP core does not require you to set any parameters. To use the IP core, create a new IP instance, include it in your Qsys system, and connect the signals as appropriate.

Note: You must use the Fault Injection IP core with the Error Message Register (EMR) Unloader IP core.

The Fault Injection and the EMR Unloader IP cores are available in Qsys and the IP Catalog. Optionally, you can instantiate them directly into your RTL design, using Verilog HDL, SystemVerilog, or VHDL.


Using the EMR Unloader IP Core

The EMR Unloader IP core provides an interface to the EMR, which is updated continuously by the device's EDCRC that checks the device's CRAM bits CRC for soft errors.

Figure 5: Example Qsys System Including the Fault Injection IP Core and EMR Unloader IP Core

Use	Connections	Name	Description	Export
<input checked="" type="checkbox"/>		clock_bridge_0	Clock Bridge	
<input checked="" type="checkbox"/>		in_clk	Clock Input	<i>Double-click to export</i>
<input checked="" type="checkbox"/>		out_clk	Clock Output	clock_bridge_0_out_clk
<input checked="" type="checkbox"/>		reset_bridge_0	Reset Bridge	
<input checked="" type="checkbox"/>		clk	Clock Input	<i>Double-click to export</i>
<input checked="" type="checkbox"/>		in_reset	Reset Input	reset_bridge_0_in_reset
<input checked="" type="checkbox"/>		out_reset	Reset Output	<i>Double-click to export</i>
<input checked="" type="checkbox"/>		emr_unloader_0	Altera Error Message Register Unloader	
<input checked="" type="checkbox"/>		clock	Clock Input	<i>Double-click to export</i>
<input checked="" type="checkbox"/>		reset	Reset Input	<i>Double-click to export</i>
<input checked="" type="checkbox"/>		crcerror_pin	Conduit	<i>Double-click to export</i>
<input checked="" type="checkbox"/>		crcerror	Conduit	emr_unloader_0_crcerror
<input checked="" type="checkbox"/>		emr_read	Conduit	emr_unloader_0_emr_read
<input checked="" type="checkbox"/>		avst_emr_src	Avalon Streaming Source	<i>Double-click to export</i>
<input checked="" type="checkbox"/>		fault_injection_0	Altera Fault Injection	
<input checked="" type="checkbox"/>		crcerror_pin	Conduit	<i>Double-click to export</i>
<input checked="" type="checkbox"/>		avst_emr_snk	Avalon Streaming Sink	<i>Double-click to export</i>
<input checked="" type="checkbox"/>		reset	Reset Input	<i>Double-click to export</i>
<input checked="" type="checkbox"/>		error_injected	Conduit	fault_injection_0_error_injected
<input checked="" type="checkbox"/>		error_scrubbed	Conduit	fault_injection_0_error_scrubbed
<input checked="" type="checkbox"/>		intosc	Clock Output	<i>Double-click to export</i>

Figure 6: Example Altera Fault Injection IP Core and EMR Unloader IP Core Block Diagram

**Related Information**


[Altera Error Message Unloader IP Core User Guide](#)

Using the Advanced SEU Detection IP Core

Use the Advanced SEU Detection (ASD) IP core when SEU tolerance is a design concern.

You must use the EMR Unloader IP core with the ASD IP core. Therefore, if you use the ASD IP and the Fault Injection IP in the same design, they must share the EMR Unloader output via an Avalon-ST splitter component. The following figure shows a Qsys system in which an Avalon-ST splitter distributes the EMR contents to the ASD and Fault Injection IP cores.

Figure 7: Using the ASD and Fault Injection IP in the Same Qsys System



Related Information

[Altera Advanced SEU Detection \(ALTERA_ADV_SEU_DETECTION\) IP Core User Guide](#)

Functional Description

With the Altera Fault Injection IP core, designers can perform SEFI characterization in-house, scale FIT rates according to SEFI characterization, and optimize designs to reduce effect of SEUs.

Single Event Upset Mitigation

Integrated circuits and programmable logic devices such as FPGAs are susceptible to SEUs. SEUs are random, nondestructive events, caused by two major sources: alpha particles and neutrons from cosmic rays. Radiation can cause either the logic register, embedded memory bit, or a configuration RAM (CRAM) bit to flip its state, thus leading to unexpected device operation.

Arria V, Cyclone V, Stratix V and newer devices have the following CRAM capabilities:

- Error Detection Cyclical Redundance Checking (EDCRC)
- Automatic correction of an upset CRAM (scrubbing)
- Ability to create an upset CRAM condition (fault injection)

For more information about SEU mitigation in Altera devices, refer to the *SEU Mitigation* chapter in the respective device handbook.

Related Information

[Altera Website: Single Event Upsets](#)

Using the Fault Injection Debugger and Fault Injection IP Core

The Fault Injection Debugger works together with the Fault Injection IP core. First, you instantiate the IP core in your design, compile, and download the resulting configuration file into your device. Then, you run the Fault Injection Debugger from within the Quartus Prime software or from the command line to simulate soft errors.

The Fault Injection Debugger communicates with the Fault Injection IP core via the JTAG interface. You perform debugging using the Fault Injection Debugger in the Quartus Prime software or using the command-line interface.

- The Fault Injection Debugger allows you to operate fault injection experiments interactively or by batch commands, and allows you to specify the logical areas in your design for fault injections.
- The command-line interface is useful for running the debugger via a script.


The Fault Injection IP accepts commands from the JTAG interface and reports status back through the JTAG interface.

Note: The Fault Injection IP core is implemented in soft logic in your device; therefore, you must account for this logic usage in your design. One methodology is to characterize your design's response to SEU in the lab and then omit the IP core from your final deployed design.

You use the Fault Injection IP core with the following IP cores:

- The Error Message Register (EMR) Unloader IP core, which reads and stores data from the hardened error detection circuitry in Altera devices.
- (Optional) The Advanced SEU Detection (ASD) IP core, which compares single-bit error locations to a sensitivity map during device operation to determine whether a soft error affects it.

Figure 8: Fault Injection Debugger Overview Block Diagram



Notes:

1. The fault Injection IP flips the bits of the targeted logic.
2. The Fault Injection Debugger and Advanced SEU Detection IP use the same EMR Unloader instance.
3. The Advanced SEU Detection IP core is optional.

Related Information

- [Download Center](#)
- [AN 539: Test Methodology or Error Detection and Recovery using CRC in Altera FPGA Devices](#)
- [Understanding Single Event Functional Interrupts in FPGA Designs White Paper](#)
- [Altera Fault Injection IP Core User Guide](#)
- [Altera Error Message Unloader IP Core User Guide](#)
- [Altera Advanced SEU Detection \(ALTERA_ADV_SEU_DETECTION\) IP Core User Guide](#)

Altera Fault Injection IP Pin Description


The Altera Fault Injection IP core includes the following I/O pins.

Table 4: Altera Fault Injection IP Core I/O Pins

Pin Name	Pin Direction	Pin Description
crcerror_pin	input	Input from Altera Error Message Register Unloader IP. This signal is asserted when a CRC error has been detected by the device's EDCRC.

Pin Name	Pin Direction	Pin Description
emr_data	input	Error Message Register (EMR) contents. Refer to the appropriate device handbook for the EMR fields. This input complies with the Avalon Streaming data interface signal.
emr_valid	input	Indicates the emr_data inputs contain valid data. This is an Avalon Streaming valid interface signal.
Reset	input	Module reset input.
error_injected	output	Indicates an error was injected into CRAM as commanded via the JTAG interface.
error_scrubbed	output	Indicates the device scrubbing is complete as commanded via the JTAG interface.
intosc	output	Optional output. The Altera Fault Injection IP uses this clock, for example, to clock the EMR_unloader block.

Figure 9: Altera Fault Injection IP Pin Diagram



Altera Fault Injection IP Core User Guide Archives

If a version is not listed, the manual for the previous version applies.

IP Core Version	User Guide
15.1	Altera Fault Injection IP Core User Guide
15.0	Altera Fault Injection IP Core User Guide

Document Revision History

Table 5: Document Revision History

Date	Version	Changes
2016.10.31	16.1	Updated device support.
2015.12.15	15.1	<ul style="list-style-type: none">• Changed Quartus II to Quartus Prime software.• Fixed self-referencing related link.
2015.05.04	15.0	Initial release.