



# Low Latency 100G Ethernet Intel® Stratix® 10 FPGA IP Design Example User Guide

Updated for Intel® Quartus® Prime Design Suite: **18.0**



[Subscribe](#)

[Send Feedback](#)

**UG-20086 | 2018.06.29**

Latest document on the web: [PDF](#) | [HTML](#)



## Contents

---

<b>1. Quick Start Guide</b> .....	<b>3</b>
1.1. Directory Structure.....	4
1.2. Simulation Design Example Components.....	5
1.3. Hardware Design Example Components.....	6
1.4. Generating the Design.....	7
1.5. Simulating the Design Example Testbench.....	9
1.6. Compiling the Compilation-Only Project.....	10
1.7. Compiling and Configuring the Design Example in Hardware.....	11
1.8. Testing the Hardware Design Example.....	11
<b>2. Design Example Description</b> .....	<b>15</b>
2.1. Features.....	15
2.2. Design Example Behavior.....	15
2.3. Design Example Interface Signals.....	16
2.4. Design Example Registers.....	16
<b>3. Low Latency 100G Ethernet Intel Stratix 10 FPGA IP Design Example User Guide Archives</b> .....	<b>19</b>
<b>4. Document Revision History for the Low Latency 100G Ethernet Intel Stratix 10 FPGA IP Design Example User Guide</b> .....	<b>20</b>



## 1. Quick Start Guide


---

The IP core provides a design example which allows the user to:

- Compile the design — to get an estimate IP core area and timing
- Simulate the design — to verify the IP core functionality through simulation
- Test the design on hardware — to test the design on the Intel® Stratix® 10 GX Transceiver Signal Integrity Development Kit


When you generate the design example, the parameter editor automatically creates the files necessary to simulate, compile, and test the design in hardware.

**Figure 1. Development Steps for the Design Example**



## 1.1. Directory Structure

Figure 2. Low Latency 100G Ethernet Intel FPGA IP Design Example Directory Structure




The hardware configuration and test files (the hardware design example) are located in `<design_example_dir>/hardware_test_design`. The simulation files (testbench for simulation only) are located in `<design_example_dir>/example_testbench`. The compilation-only design example is located in `<design_example_dir>/compilation_test_design`.



## 1.2. Simulation Design Example Components

**Figure 3. Low Latency 100G Ethernet Intel FPGA IP Simulation Design Example Block Diagram**




**Table 1. Low Latency 100G Ethernet Intel FPGA IP Core Testbench File Descriptions**

File Names	Description
Key Testbench and Simulation Files	
basic_avl_tb_top.v	Top-level testbench file. The testbench instantiates the DUT and runs Verilog HDL tasks to generate and accept packets.
Testbench Scripts	
run_vsim.do	The Mentor Graphics ModelSim* script to run the testbench.
run_vcs.sh	The Synopsys VCS* script to run the testbench.
run_ncsim.sh	The Cadence NCSim* script to run the testbench.

### 1.3. Hardware Design Example Components

**Figure 4. Low Latency 100G Ethernet Intel FPGA IP Hardware Design Example High Level Block Diagram**



The Low Latency 100G Ethernet Intel FPGA IP hardware design example includes the following components:

- Low Latency 100G Ethernet Intel FPGA IP core.
- Client logic that coordinates the programming of the IP core and packet generation.
- Two ATX PLLs to drive the device transceiver channels.
- IOPLL to generate a 100 MHz clock from a 50 MHz input clock to the hardware design example.
- JTAG controller that communicates with the System Console. You communicate with the client logic through the System Console.

The hardware design example uses `run_test` command to initiate packet transmission from packet generator to the IP core. Use the `loop_on` command to turn on internal serial loopback for this design example. If the internal serial loopback is turned on, the IP core receives the packets and transmit to the packet generator. The MAC checks the received packets and updates the statistic counters. Use the `chkmac_stats` command in the system console to read and print out the MAC statistic registers once the packet transmissions completed.



**Table 2. Low Latency 100G Ethernet Intel FPGA IP Core Hardware Design Example File Descriptions**


File Names	Description
alt_e100s10.qpf	Intel Quartus® Prime project file
alt_e100s10.qsf	Intel Quartus Prime project settings file
alt_e100s10.sdc, alt_e100s10_clock.sdc	Synopsys Design Constraints files. You can copy and modify these files for your own Low Latency 100G Ethernet Intel FPGA IP design.
alt_e100s10.v	Top-level Verilog HDL design example file
common/	Hardware design example support files
hwtest/main.tcl	Main file for accessing System Console

**Related Information**


- [Intel Stratix 10 GX Signal Integrity Development Kit Webpage](#)
- [Testing the Low Latency 100G Ethernet Intel FPGA IP Hardware Design Example on page 11](#)  
For more information on available commands to test the hardware design example.

**1.4. Generating the Design**

**Figure 5. Procedure**



**Figure 6. Example Design Tab in the Low Latency 100G Ethernet Intel FPGA IP Parameter Editor**





Follow these steps to generate the Low Latency 100G Ethernet Intel FPGA IP hardware design example and testbench:

1. If you do not already have an Intel Quartus Prime Pro Edition project in which to integrate your Low Latency 100G Ethernet Intel FPGA IP core, you must create one.
  - a. In the Intel Quartus Prime Pro Edition, click **File > New Project Wizard** to create a new Quartus Prime project, or **File > Open Project** to open an existing Intel Quartus Prime project. The wizard prompts you to specify a device.
  - b. Specify the device family **Intel Stratix 10** and select a device that meets all of these requirements:
    - Transceiver tile is L-tile or H-tile (any transceiver tile)
    - Transceiver speed grade is 1 or 2
    - Core speed grade is 1 or 2
    - Production version devices
  - c. Click **Finish**.

2. In the IP Catalog, locate and select **Low Latency 100G Ethernet**. The **New IP Variation** window appears.

3. Specify a top-level name *<your\_ip>* for your custom IP variation. The parameter editor saves the IP variation settings in a file named *<your\_ip>.ip*.

4. Click **OK**. The parameter editor appears.

5. On the **IP** tab, specify the parameters for your IP core variation.

The Low Latency 100G Ethernet Intel FPGA IP design example is not available for the following selections:

- **Enable MAC Flow Control**
- **Enable TX CRC insertion**
- **Enable preamble passthrough**

6. On the **Example Design** tab, under **Example Design Files**, select the **Simulation** option to generate the testbench, and select the **Synthesis** option to generate the compilation-only and hardware design examples.

*Note:* You must select at least one of the **Simulation** and **Synthesis** options to generate the design example.

7. On the **Example Design** tab, under **Generated HDL Format**, only Verilog HDL is available. This IP core does not support VHDL.

8. Under **Target Development Kit** select the **Stratix 10 GX Transceiver Signal Integrity Development Kit** or select **None**.





*Note:* When you select **Stratix 10 GX Transceiver Signal Integrity Development Kit** as the **Target Development Kit**, the design example is generated based on a specific device and it overwrites the device you selected in your project file. If you select **None** as the **Target Development Kit**, ensure the device you selected is the correct device and make changes to the pins assignment in the .qsf file. By default, the .qsf file is generated based on the device used in Stratix 10 GX Transceiver Signal Integrity Development Kit.


9. Click the **Generate Example Design** button. The **Select Example Design Directory** window appears.
10. If you wish to modify the design example directory path or name from the defaults displayed (`alt_e100s10_0_example_design`), browse to the new path and type the new design example directory name (`<design_example_dir>`).

### Related Information

- [IP Core Parameters](#)  
Provides more information about customizing your IP core.
- [Intel Stratix 10 GX Signal Integrity Development Kit Webpage](#)

## 1.5. Simulating the Design Example Testbench

**Figure 7. Procedure**



Follow these steps to simulate the testbench:

1. Change to the testbench simulation directory `<design_example_dir>/example_testbench`.
2. Run the simulation script for the supported simulator of your choice. The script compiles and runs the testbench in the simulator. Refer to the table *Steps to Simulate the Testbench*.
3. Analyze the results. The successful testbench sends ten packets, receives ten packets, and displays "Testbench complete."

**Table 3. Steps to Simulate the Testbench**

Simulator	Instructions
Mentor Graphics ModelSim	In the command line, type <code>vsim -do run_vsim.do</code> If you prefer to simulate without bringing up the ModelSim GUI, type <code>vsim -c -do run_vsim.do</code> <i>Note:</i> The ModelSim - Intel FPGA Edition simulator does not have the capacity to simulate this IP core. You must use another supported ModelSim simulator such as ModelSim SE.
Cadence NCSim	In the command line, type <code>sh run_ncsim.sh</code>
Synopsys VCS	In the command line, type <code>sh run_vcs.sh</code>



The successful test run displays output confirming the following behavior:

1. Waiting for the ATX PLLs to lock.
2. Waiting for RX transceiver reset to complete.
3. Waiting for RX alignment.
4. Sending ten packets.
5. Receiving ten packets.
6. Displaying Testbench complete.

The following sample output illustrates a successful simulation test run:

```
ATX PLLs Locked
*****
***** Transmit Ready *****
*****
Waiting for the receiver to be ready
Receive transceivers are out of reset
Waiting for RX alignment
Rx Alignment Status Update 1/4: Word/Block lock is acquired over all virtual
lanes
Rx Alignment Status Update 2/4: Virtual lanes Ordered
Rx Alignment Status Update 3/4: RX deskew lock acquired
Rx Alignment Status Update 4/4: RX alignment lock acquired
Rx is fully aligned with Tx
*****
***** Receive Ready *****
*****
Transmitting test data
** Sending Packet      1...
** Sending Packet      2...
** Sending Packet      3...
** Sending Packet      4...
** Sending Packet      5...
** Sending Packet      6...
** Sending Packet      7...
** Sending Packet      8...
** Sending Packet      9...
** Sending Packet     10...
** Received Packet     1...
** Received Packet     2...
** Received Packet     3...
** Received Packet     4...
** Received Packet     5...
** Received Packet     6...
** Received Packet     7...
** Received Packet     8...
** Received Packet     9...
** Received Packet    10...
**
** Testbench complete.
**
*****
```

### 1.6. Compiling the Compilation-Only Project

To compile the compilation-only example project, follow these steps:

1. Ensure compilation design example generation is complete.
2. In the Intel Quartus Prime software, open the Intel Quartus Prime project `<design_example_dir>/compilation_test_design/alt_e100s10.qpf`.
3. On the Processing menu, click **Start Compilation**.



After successful compilation, reports for timing and for resource utilization are available in your Intel Quartus Prime Pro Edition session.

### Related Information

[Block-Based Design Flows](#)

## 1.7. Compiling and Configuring the Design Example in Hardware

To compile the hardware design example and configure it on your Intel Stratix 10 device, follow these steps:

1. Ensure hardware design example generation is complete.
2. In the Intel Quartus Prime Pro Edition software, open the Intel Quartus Prime project `<design_example_dir>/hardware_test_design/alt_e100s10.qpf`.
3. On the Processing menu, click **Start Compilation**.
4. After successful compilation, a `.sof` file is available in your specified directory. Follow these steps to program the hardware design example on the Intel Stratix 10 device:
  - a. On the **Tools** menu, click **Programmer**.
  - b. In the Programmer, click **Hardware Setup**.
  - c. Select a programming device.
  - d. Select and add the Intel Stratix 10 Transceiver Signal Integrity Development Kit to which your Intel Quartus Prime Pro Edition session can connect.
  - e. Ensure that **Mode** is set to **JTAG**.
  - f. Select the Intel Stratix 10 device and click **Add Device**. The Programmer displays a block diagram of the connections between the devices on your board.
  - g. In the row with your `.sof`, check the box for the `.sof`.
  - h. Check the box in the **Program/Configure** column.
  - i. Click **Start**.

### Related Information

- [Block-Based Design Flows](#)
- [Programming Intel FPGA Devices](#)
- [Analyzing and Debugging Designs with System Console](#)

## 1.8. Testing the Hardware Design Example

After you compile the Low Latency 100G Ethernet Intel FPGA IP core design example and configure it on your Intel Stratix 10 device, you can use the System Console to program the IP core and its embedded Native PHY IP core registers.



To turn on the System Console and test the hardware design example, follow these steps:

1. After the hardware design example is configured on the Intel Stratix 10 device, in the Intel Quartus Prime Pro Edition software, on the **Tools** menu, click **System Debugging Tools** ► **System Console**.
2. In the Tcl Console pane, type `cd hwtest` to change directory to `<design_example_dir>/hardware_test_design/hwtest`.
3. Type `source main.tcl` to open a connection to the JTAG master.

You can program the IP core with the following design example commands:

- `chkphy_status`: Displays the clock frequencies and PHY lock status.
- `chkmac_stats`: Displays the values in the MAC statistics counters.
- `clear_all_stats`: Clears the IP core statistics counters.
- `start_pkt_gen`: Starts the packet generator.
- `stop_pkt_gen`: Stops the packet generator.
- `loop_on`: Turns on internal serial loopback
- `loop_off`: Turns off internal serial loopback.
- `reg_read <addr>`: Returns the IP core register value at `<addr>`.
- `reg_write <addr> <data>`: Writes `<data>` to the IP core register at address `<addr>`.

The successful test run displays output confirming the following behavior:

1. Turning off packet generation
2. Enabling loopback
3. Waiting for RX clock to settle
4. Printing PHY status
5. Clearing MAC statistics counters
6. Sending packets
7. Reading MAC statistics counters
8. Printing MAC statistics counters, which show 0 in all error counters

The following sample output illustrates a successful test run:

```
--- Turning off packet generation ---
-----
----- Enabling loopback -----
-----
--- Wait for RX clock to settle... ---
-----
----- Printing PHY status -----
-----
RX PHY Register Access: Checking Clock Frequencies (KHz)
REFCLK                :644530 (KHz)
```



```

TXCLK                :390624   (KHZ)
RXCLK                :390625   (KHZ)
RX RECOV CLK        :322265   (KHZ)
TX-IO CLOCK         :322265   (KHZ)
RX PHY Status Polling

Tx PLL Lock Status   0x000003ff

Rx Frequency Lock Status 0x000003ff

Mac Clock in OK Condition? 0x00000007

Rx Frame Error       0x00000000

Rx PHY Fully Aligned? 0x00000001

---- Clearing MAC stats counters ----
-----
----- Sending packets... -----
-----
----- Reading MAC stats counters -----
-----

=====
                        STATISTICS FOR BASE 0x0900 (Rx)
=====
Fragmented Frames      : 0
Jabbered Frames        : 0
Any Size with FCS Err Frame : 0
Right Size with FCS Err Fra : 0
Multicast data Err Frames : 0
Broadcast data Err Frames : 0
Unicast data Err Frames  : 0
Multicast control Err Frame : 0
Broadcast control Err Frame : 0
Unicast control Err Frames : 0
Pause control Err Frames : 0
64 Byte Frames         : 0
65 - 127 Byte Frames   : 6894742
128 - 255 Byte Frames  : 9147409
256 - 511 Byte Frames  : 8089346
512 - 1023 Byte Frames : 3411180
1024 - 1518 Byte Frames : 347630
1519 - MAX Byte Frames : 40042
> MAX Byte Frames      : 0
Rx Frame Starts        : 27930349
Multicast data OK Frame : 0
Broadcast data OK Frame : 0
Unicast data OK Frames : 27929934
Multicast Control Frames : 0
Broadcast Control Frames : 0
Unicast Control Frames  : 415
Pause Control Frames   : 0
=====
                        STATISTICS FOR BASE 0x0800 (Tx)
=====
Fragmented Frames      : 0
Jabbered Frames        : 0
Any Size with FCS Err Frame : 0
Right Size with FCS Err Fra : 0
Multicast data Err Frames : 0
Broadcast data Err Frames : 0
Unicast data Err Frames  : 0
Multicast control Err Frame : 0
Broadcast control Err Frame : 0
Unicast control Err Frames : 0
Pause control Err Frames : 0
64 Byte Frames         : 0


```



```
65 - 127 Byte Frames      : 6894742
128 - 255 Byte Frames    : 9147409
256 - 511 Byte Frames    : 8089346
512 - 1023 Byte Frames   : 3411180
1024 - 1518 Byte Frames  : 347630
1519 - MAX Byte Frames   : 40042
> MAX Byte Frames        : 0
Tx Frame Starts          : 27930349
Multicast data OK Frame  : 0
Broadcast data OK Frame  : 0
Unicast data OK Frames   : 27929934
Multicast Control Frames : 0
Broadcast Control Frames : 0
Unicast Control Frames   : 415
Pause Control Frames     : 0
----- Done -----
```

### Related Information

[Analyzing and Debugging Designs with System Console](#)



## 2. Design Example Description

---

The design example demonstrates the functions of the Low Latency 100G Ethernet Intel FPGA IP core with transceiver interface compliant with the IEEE 802.3ba standard CAUI-4 specification. You can generate the design from the **Example Design** tab in the Low Latency 100G Ethernet Intel FPGA IP parameter editor.

To generate the design example, you must first set the parameter values for the IP core variation you intend to generate in your end product. Generating the design example creates a copy of the IP core; the testbench and hardware design example use this variation as the DUT. If you do not set the parameter values for the DUT to match the parameter values in your end product, the design example you generate does not exercise the IP core variation you intend.

*Note:* The testbench demonstrates a basic test of the IP core. It is not intended to be a substitute for a full verification environment. You must perform more extensive verification of your own Low Latency 100G Ethernet Intel FPGA IP design in simulation and in hardware.

### Related Information

[Low Latency 100G Ethernet Intel Stratix 10 FPGA IP User Guide](#)

### 2.1. Features

DUT features:

- Standard CAUI-4 external interface consisting of four FPGA hard serial transceiver lanes operating at 25.78125 Gbps.
- Avalon Memory-Mapped (Avalon-MM) management interface to access the IP core control and status registers.
- RX CRC checking and error reporting.
- TX error insertion capability to transmit error frame at the end of a packet cycle.
- Hardware and software reset control.

### 2.2. Design Example Behavior

The testbench sends traffic through the IP core, exercising the transmit side and receive side of the IP core. In the hardware design example, you can program the IP core in internal serial loopback mode and generate traffic on the transmit side that loops back through the receive side.

To speed up simulation, the IP core simulation model sends alignment marker tags at shorter intervals than required by the IEEE Ethernet standard. The standard specifies an alignment marker interval of 16384 words in each virtual lane. The simulation model with the testbench implements an alignment marker interval of 512 words.



## 2.3. Design Example Interface Signals

The Low Latency 100G Ethernet Intel FPGA IP testbench is self-contained and does not require you to drive any input signals.

**Table 4. Low Latency 100G Ethernet Intel FPGA IP Hardware Design Example Interface Signals**

Signal	Direction	Comments
clk50	Input	Drive at 50 MHz. The intent is to drive this input from a 50 MHz oscillator on the board.
clk_ref_r	Input	Drive at 644.53125 or 322.265625 MHz.
cpu_resetn	Input	Resets the IP core. Active low. Drives the global hard reset <code>csr_reset_n</code> to the IP core.
tx_serial[3:0]	Output	Transceiver PHY output serial data.
rx_serial[3:0]	Input	Transceiver PHY input serial data.
user_led[7:0]	Output	Status signals. Currently the design example drives all of these signals to a constant value of 0.

### Related Information

#### [Interfaces and Signal Descriptions](#)

Provides detailed descriptions of the Low Latency 100G Ethernet Intel FPGA IP core signals and the interfaces to which they belong.

## 2.4. Design Example Registers

**Table 5. Low Latency 100G Ethernet Intel FPGA IP Hardware Design Example Register Map**

Lists the memory mapped register ranges for the hardware design example. You access these registers with the `reg_read` and `reg_write` functions in the System Console.

Word Offset	Register Type
0x000000	KR4 registers
0x000300	RX PHY registers
0x000400	TX MAC registers
0x000500	RX MAC registers
0x000800	TX Statistics Counter registers
0x000900	RX Statistics Counter registers
0x001000	Packet Client registers



**Table 6. Packet Client Registers**

You can customize the Low Latency 100G Ethernet Intel FPGA IP hardware design example by programming the packet client registers.

Addr	Name	Bit	Description	HW Reset Value	Access
0x1000	PKT_CL_SCRA TCH	[31:0]	Scratch register available for testing.		RW
0x1001	PKT_CL_CLNT	[31:0]	Four characters of IP block identification string "CLNT"		RO
0x1008	Packet Size Configure	[29:0]	Specify the transmit packet size in bytes. These bits have dependencies to PKT_GEN_TX_CTRL register. <ul style="list-style-type: none"> <li>Bit [29:16]: Specify the upper limit of the packet size in bytes. This is only applicable to incremental mode.</li> <li>Bit [13:0]: <ul style="list-style-type: none"> <li>For fixed mode, these bits specify the transmit packet size in bytes.</li> <li>For incremental mode, these bits specify the incremental bytes for a packet.</li> </ul> </li> </ul>	0x25800040	RW
0x1009	Packet Number Control	[31:0]	Specify the number of packets to transmit from the packet generator.	0xA	RW
0x1010	PKT_GEN_TX_ CTRL	[7:0]	<ul style="list-style-type: none"> <li>Bit [0]: Reserved.</li> <li>Bit [1]: Packet generator disable bit. Set this bit to the value of 1 to turn off the packet generator, and reset it to the value of 0 to turn on the packet generator.</li> <li>Bit [2]: Reserved.</li> <li>Bit [3]: Has the value of 1 if the IP core is in MAC loopback mode; has the value of 0 if the packet client uses the packet generator.</li> <li>Bit [5:4]: <ul style="list-style-type: none"> <li>00: Random mode</li> <li>01: Fixed mode</li> <li>10: Incremental mode</li> </ul> </li> <li>Bit [6]: Set this bit to 1 to use 0x1009 register to turn off packet generator based on a fixed number of packets to transmit. Otherwise, bit [1] of PKT_GEN_TX_CTRL register is used to turn off the packet generator.</li> <li>Bit [7]: <ul style="list-style-type: none"> <li>1: For transmission without gap in between packets.</li> <li>0: For transmission with random gap in between packets.</li> </ul> </li> </ul>	0x6	RW
0x1011	Destination address lower 32 bits	[31:0]	Destination address (lower 32 bits)	0x56780ADD	RW
0x1012	Destination address upper 16 bits	[15:0]	Destination address (upper 16 bits)	0x1234	RW
<i>continued...</i>					



Addr	Name	Bit	Description	HW Reset Value	Access
0x1013	Source address lower 32bits	[31:0]	Source address (lower 32 bits)	0x43210ADD	RW
0x1014	Source address lower 16bits	[15:0]	Source address (upper 16 bits)	0x8765	RW
0x1016	PKT_CL_LOOP BACK_RESET	[0]	MAC loopback reset. Set to the value of 1 to reset the design example MAC loopback.	1'b0	RW

**Related Information**

[Low Latency 100G Ethernet Intel FPGA IP core register descriptions](#)



### 3. Low Latency 100G Ethernet Intel Stratix 10 FPGA IP Design Example User Guide Archives

---

If an IP core version is not listed, the user guide for the previous IP core version applies.

IP Core Version	User Guide
17.1	<a href="#">Intel Stratix 10 Low Latency 100G Ethernet Design Example User Guide</a>

---

Intel Corporation. All rights reserved. Intel, the Intel logo, Altera, Arria, Cyclone, Enpirion, MAX, Nios, Quartus and Stratix words and logos are trademarks of Intel Corporation or its subsidiaries in the U.S. and/or other countries. Intel warrants performance of its FPGA and semiconductor products to current specifications in accordance with Intel's standard warranty, but reserves the right to make changes to any products and services at any time without notice. Intel assumes no responsibility or liability arising out of the application or use of any information, product, or service described herein except as expressly agreed to in writing by Intel. Intel customers are advised to obtain the latest version of device specifications before relying on any published information and before placing orders for products or services.

\*Other names and brands may be claimed as the property of others.

**ISO  
9001:2008  
Registered**



## 4. Document Revision History for the Low Latency 100G Ethernet Intel Stratix 10 FPGA IP Design Example User Guide

---

Document Version	Intel Quartus Prime Version	Changes
2018.06.29	18.0	<ul style="list-style-type: none"> <li>Added flow control feature in the <i>DUT features</i> list.</li> <li>Added 322.2625 MHz support for PHY reference clock.</li> <li>Added packet client registers description in the <i>Packet Client Registers</i> table.</li> </ul>
2017.11.06	17.1	Initial release.

Intel Corporation. All rights reserved. Intel, the Intel logo, Altera, Arria, Cyclone, Enpirion, MAX, Nios, Quartus and Stratix words and logos are trademarks of Intel Corporation or its subsidiaries in the U.S. and/or other countries. Intel warrants performance of its FPGA and semiconductor products to current specifications in accordance with Intel's standard warranty, but reserves the right to make changes to any products and services at any time without notice. Intel assumes no responsibility or liability arising out of the application or use of any information, product, or service described herein except as expressly agreed to in writing by Intel. Intel customers are advised to obtain the latest version of device specifications before relying on any published information and before placing orders for products or services.

\*Other names and brands may be claimed as the property of others.

ISO  
9001:2008  
Registered