CTAccel Image Processor (CIP) Running on an Intel® FPGA Greatly Improves Image Processing Performance in the Data Center

Accelerating JPEG, WebP and Lepton decoding, encoding and resizing on Intel® Xeon®-based servers by offloading all functions to the Intel FPGA.

Accelerated Functions
- JPEG to Lepton
- JPEG to WebP (M6)
- JPEG to JPEG
- JPEG to HEIF

Use Cases
- Thumbnail generation
- Resizing / cropping
- Watermarking
- Brightness / Contrast
- Sharpening
- Maincolor
- Image storage

Executive Summary
Applications that feature streaming images, processing, and storage need transcoding and image processing that keeps up with users' demands. The high-performance, powerful FPGA-based CTAccel Image Processor (CIP) benefits data centers by increasing image processing throughput, reducing computational latency, and reducing total cost of ownership (TCO). CIP redefines data center image processing with an FPGA architecture that uses massively parallel algorithms to increase computational performance.

Business Challenge: Get the Fastest Image Processing Capability with the Least Computing Resources
Internet traffic is increasing dramatically (by 24% annually†), and images comprise a large portion of internet data. Many companies are dealing with huge quantities of images in the data center and performing various image processing tasks (Table 1). For example, image decoding, resizing, cropping, and encoding are typical tasks that use large numbers of servers. These functions are resource intensive, and CPU performance per core is not keeping pace with demand.

The CIP accelerator accelerates JPEG, WebP, and Lepton decoding and encoding, as well as image resizing and cropped pixel processing. The CIP accelerator effectively accelerates thumbnail generation and image transcoding, common image processing functions such as sharpening and watermarking, and image analytics.

This solution brief describes JPEG to Lepton and JPEG to WebP CIP accelerator functions.

<table>
<thead>
<tr>
<th>Application</th>
<th>Sample Enterprises</th>
</tr>
</thead>
<tbody>
<tr>
<td>Social Network</td>
<td>Facebook, Instagram, Twitter</td>
</tr>
<tr>
<td>Cloud Storage</td>
<td>iCloud, Dropbox, Microsoft OneDrive*</td>
</tr>
<tr>
<td>Mobile Instant Message</td>
<td>WhatsApp*, Snapchat*</td>
</tr>
<tr>
<td>CDN Provider</td>
<td>Akamai, Verizon Digital Media Services</td>
</tr>
<tr>
<td>E-Commerce</td>
<td>Amazon, eBay, Google</td>
</tr>
</tbody>
</table>

Table 1. Example Enterprises Using Image Processing
Accelerating JPEG to Lepton Image Format Conversion with CIP Lepton

Lepton is an open source tool and file format for lossless compression of JPEG images. It reduces file sizes an average of 22% yet preserves the original JPEG file, including all its metadata.

Lepton compression and decompression represent heavy computational workloads for CPUs. A conventional x86 server with dual E5-2630 processors can compress JPEG files into Lepton format at only 20 megabytes per second.

CTAccel Image Processor Lepton (CIP Lepton) is an FPGA-based heterogeneous computing solution that offloads Lepton compression to the FPGA, increasing throughput by 3X, shortening latency by 4X, and reducing TCO. CIP redefines image processing in state-of-the-art data centers utilizing massively parallel data algorithms by significantly increasing their computational performance.

Accelerating JPEG to WebP Image Format Conversion with CIP WebP

WebP is a new image format for either lossless or lossy compression of web images. WebP allows web developers to create smaller, richer images for faster web pages. WebP lossy images are 25-34% smaller than comparable JPEG images of equivalent quality.

CTAccel Image Processor WebP (CIP WebP) is an FPGA-based image processing acceleration solution that greatly improves image processing and analytics performance by transferring the CPU workload to the FPGA. CIP’s powerful processing capability increases data center image processing throughput 3-4X, reduces computational latency by 3X, and reduces TCO.
System Configuration

The CIP accelerator features an Intel® Programmable Acceleration Card with Intel Arria® 10 GX FPGA. CTAccel used the system configurations shown in Figure 1 to generate the metrics cited in this solution brief.

Table 2. System Configuration for Metrics
Solution Value

Adding an FPGA to an already powerful CPU provides compelling advantages. While a graphics processing unit (GPU) architecture can be ideal for some video applications, it is not as effective a computing platform for image processing.

The CIPs high-performance processing capabilities increase image processing throughput, reduce computational latency, and TCO. The customer benefits from the CIP include:

- Reduces TCO by 3X†
- Increases image processing throughput by 4-10X†
- Reduces computational latency by 4-10X†

Figure 3 illustrates the CIP’s overall solution architecture. CTAccel provides powerful functions for customers who have heavy image processing loads and want to accelerate functions, such as image transcoding, JPEG thumbnail generation, sharpening, main color, watermarking, and brightness and contrast adjustments.

Conclusion

The high-performance FPGA-based CIP helps customers improve image processing performance by transferring computational workloads from CPUs to FPGAs. This increases image processing throughput, reduces computational latency, and TCO.

Find the solution that is right for you. Contact your Intel representative or visit http://www.ct-accel.com.

Learn More

- Learn more about the CIP at http://www.ct-accel.com