

# **DSP Builder for Intel® FPGAs Release Notes**

Updated for Intel® Quartus® Prime Design Suite: 19.1



RN-DSP004 | 2019.07.25 Latest document on the web: PDF | HTML



## **Contents**

1. DS	SP Bu	ıilder for Intel <sup>®</sup> FPGAs Release Notes	3
	1.1.	Errata	3
	1 2	DSP Builder for Intel EPGAs Advanced Blockset Revision History	3





## 1. DSP Builder for Intel® FPGAs Release Notes

#### **Related Information**

- Knowledge Base
- Software Installation and Licensing
- System requirements

#### 1.1. Errata

Errata are functional defects or errors, which may cause the product to deviate from published specifications. Documentation issues include errors, unclear descriptions, or omissions from current published specifications or product documents. For full information on errata and the versions affected by errata, refer to the Knowledge Base page of the Intel® website.

#### **Related Information**

Knowledge Base

# **1.2. DSP Builder for Intel FPGAs Advanced Blockset Revision History**

Table 1. Revision History

Versio n	Date	Description
19.1	2019.04.01	<ul> <li>Added support for two new floating-point types float16_m7 (bfloat) and float19_m10.</li> <li>Added dependent latency feature.</li> <li>Added FIFO buffer fill-level reporting.</li> </ul>
18.1	2018.09.17	<ul> <li>Added HDL import.</li> <li>Added C++ software models.</li> </ul>
18.0	2018.05.08	<ul> <li>Added support for automatic reset minimization of DSP Builder designs. Reset minimization determines the minimal set of registers in a design that require reset, while retaining the design's correct functionality. Reducing the number of registers that DSP Builder resets may give improved quality of results i.e. reduced area and increased Fmax.</li> <li>Added support for bit fields to the <b>SharedMem</b> block. These fields provide analogous functionality to the existing bit field support in the <b>RegField</b> and <b>RegOut</b> blocks.</li> <li>Added beta support for HDL import, which incorporates VHDL or Verilog HDL synthesizable designs into a DSP Builder design. You can then cosimulate the imported design with DSP Builder Simulink components. HDL import includes a minimal user interface, but requires some manual setup. To use this feature, you require a license for the MathWorks HDL Verifier tool.</li> </ul>
17.1	2017.11.06	Added super-sample NCO design example.     Added support for Intel Cyclone® 10 and Intel Stratix® 10 devices.     Removed instances of <b>Signals</b> block.     Deleted WYSIWYG option on <b>SynthesisInfo</b> block.
		continued

Intel Corporation. All rights reserved. Agilex, Altera, Arria, Cyclone, Enpirion, Intel, the Intel logo, MAX, Nios, Quartus and Stratix words and logos are trademarks of Intel Corporation or its subsidiaries in the U.S. and/or other countries. Intel warrants performance of its FPGA and semiconductor products to current specifications in accordance with Intel's standard warranty, but reserves the right to make changes to any products and services at any time without notice. Intel assumes no responsibility or liability arising out of the application or use of any information, product, or service described herein except as expressly agreed to in writing by Intel. Intel customers are advised to obtain the latest version of device specifications before relying on any published information and before placing orders for products or services.

9001:2015 Registered

<sup>\*</sup>Other names and brands may be claimed as the property of others.



Versio n	Date	Description
17.0	2017.05.05	Rebranded as Intel Deprecated Signals block Added Gaussian and Random Number Generator design examples Added variable-size supersampled FFT design example Added HybridVFFT block Added GeneralVTwiddle and GeneralMultVTwiddle blocks
16.1	2016.11.10	<ul> <li>Added 4-channel 2-antenna DUC and DDC for LTE reference design</li> <li>Added BFU_simple block</li> <li>Created Standard and Pro editions. Pro supports Arria 10 devices; Standard supports all other families.</li> <li>Deprecated the Signals block</li> <li>Added functionality for setting the Avalon-MM interface settings in the DSP Builder menu</li> </ul>
16.0	2016.05.02	Reorganized libraries Improved folding results on MAX 10 devices Added new design examples: Gaussian Random Number Generator DUC_4C4T4R and DDC_4C4T4R LTE digital-up and down-conversion Added new FFT pruning strategy: prune_to_widths()
15.1	2015.11.11	Deprecated Run Quartus II and Run Modelsim blocks Added clock crossing support Added reconfigurable FIR filters Improved bus interfaces: Improved error checking and reporting Improved simulation accuracy Improved bus slave logic implementation Improved clock crossing Changed some Avalon-MM interfaces Added new blocks: Capture Values Fanout Pause Vectorfanout Added IIR: full-rate fixed-point and IIR: full-rate floating-point demos Added transmit and receive modem reference design
15.0	May 2015	<ul> <li>Added support for SystemVerilog output</li> <li>Added external memories library</li> <li>Added External Memory block</li> <li>Added new Allow write on both ports parameter to DualMem block</li> <li>Changed parameters on AvalonMMSlaveSettings block</li> </ul>
14.1	December 2014	<ul> <li>Added support for Arria 10 hard-floating-point blocks</li> <li>Added BusStimulus and BusStimulusFileReader blocks to memory-mapped registers design example.</li> <li>Added AvalonMMSlaveSettings block and DSP Builder &gt; Avalon Interfaces &gt; Avalon-MM slave menu option</li> <li>Removed bus parameters from Control and Signal blocks</li> </ul>



#### RN-DSP004 | 2019.07.25



Versio n	Date	Description
		Removed the following design examples:  Color Space Converter (Resource Sharing Folding)  Interpolating FIR Filter with Updating Coefficients  Primitive FIR Filter (Resource Sharing Folding)  Single-Stage IIR Filter (Resource Sharing Folding)  Three-stage IIR Filter (Resource Sharing Folding)  Added system-in-the-loop support  Added new blocks:  Floating-point classifier  Floating-point multiply accumulate  Added hypotenuse function to math block  Added design examples:  Color space converter  Complex FIR  CORDIC from Primitive Blocks  Crest factor reduction  Folding FIR  Variable Integer Rate Decimation Filter  Vector sort - sequential and iterative  Added reference designs:  Crest factor reduction  Direct RF with Synthesizable Testbench  Dynamic Decimation Filter  Reconfigurable Decimation Filter  Variable Integer Rate Decimation Filter  Removed resource sharing folder  Updated ALU folder
14.0	June 2014	Added support for MAX 10 FPGAs. Removed support for Cyclone III and Stratix III devices Improved <b>DSP Builder Run ModelSim</b> option, which now allows you to run ModelSim for the top-level design or individual submodules Changed the generation of HDL into the device level directory (under the specified target RTL directory) rather than in a hierarchy of directories Added read signal on bus interface Added clear port on the FIFO   Continued





Versio n	Date	Description
		Deprecated 13 FFT blocks Added new design examples:  Avalon-ST Interface (Input and Output FIFO Buffer) with Backpressure  Avalon-ST Interface (Output FIFO Buffer) with Backpressure  Fixed-point maths functions  Fractional square root using CORDIC  Normalizer  Parallel FFT  Parallel FFT  Square root using CORDIC  Switchable FFT/iFFT  Variable-Size Fixed-Point FFT  Variable-Size Fixed-Point FFT  Variable-Size Fixed-Point iFFT  Variable-Size Fixed-Point iFFT  Variable-Size Fixed-Point iFFT  Variable-Size Fixed-Point iFFT  Variable-Size Floating-Point iFFT  Variable-Size
13.1	November 2013	Removed support for the following devices:  Arria GX  Cyclone II  HardCopy II, HardCopy III, and HardCopy IV  Stratix, Stratix II, Stratix GX, and Stratix II GX  Improved ALU folding flow  Added new functions to Math block.



Versio n	Date	Description
		Added Simulink fi block option to Const, DualMem, and LUT blocks  Added new design examples:  Variable-precision real-time FFT  Interpolating FIR Filter with updating coefficients  Time-delay beamformer  Added new blocks:  Anchored Delay  Polynomial  TwiddleAngle  TwiddleROM and TwiddleROMF  VariableBitReverse  VFFT
13.0	May 2013	Updated device block with new Device Selector menu. Added new ModelPrim blocks: Const Mult Divide MinMax Negate Scalar Product Added nine new FFT blocks Added ten new FFT demonstrations
12.1	November 2012	Added ALU folding feature Added enhanced precision floating-point options Added the following new ModelPrim blocks:  AddSub AddSubFused CmpCtrl Math Maximum and Minimum MinMaxCtrl Round Trig  Added the following new FFT blocks: Edge Detect (EdgeDetect) Pulse Divider (PulseDivider) Pulse Multiplier (PulseMultiplier) Bit-Reverse FFT with Natural Output (FFT_BR_Natural)  Added the following new FIR design examples: Super-sample decimating FIR filter Super-sample fractional FIR filter  Added the position, speed, and current control for AC motors (with ALU folding) design example

#### **Related Information**

- DSP Builder Handbook Volume 3: DSP Builder Advanced Blockset
- Errata for DSP Builder advanced blockset in the Knowledge Base

