




# Intel<sup>®</sup> FPGA SDK for OpenCL<sup>™</sup> Pro Edition

---

## Version 18.1 Release Notes

Updated for Intel<sup>®</sup> Quartus<sup>®</sup> Prime Design Suite: **18.1**



**RN-OCL004 | 2018.12.12**

Latest document on the web: [PDF](#) | [HTML](#)



## Contents

---

<b>1. Intel® FPGA SDK for OpenCL™ Pro Edition Version 18.1 Release Notes.....</b>	<b>3</b>
1.1. New Features and Enhancements.....	3
1.2. Operating System Support.....	5
1.3. Changes to Software Behavior.....	5
1.4. Known Issues and Workarounds.....	5
1.5. Software Issues Resolved.....	7
1.6. Software Patches Included in this Release.....	8
1.7. Document Revision History of the Intel FPGA SDK for OpenCL Pro Edition Release Notes.....	8



# 1. Intel® FPGA SDK for OpenCL™ Pro Edition Version 18.1 Release Notes

---

The *Intel® FPGA SDK for OpenCL™ Pro Edition Release Notes* provides late-breaking information about the Intel Software Development Kit (SDK) for OpenCL<sup>(1)(2)</sup> Pro Edition and the Intel FPGA Runtime Environment (RTE) for OpenCL Pro Edition Version 18.1.

## 1.1. New Features and Enhancements

The Intel FPGA SDK for OpenCL Pro Edition and the Intel FPGA RTE for OpenCL Pro Edition include the following new features:

- Improved the OpenCL compiler front end.  
For details, see [Improved Intel FPGA SDK for OpenCL Compiler Front End](#) on page 3.
- Global memory is preserved on FPGA reconfiguration, when allowed by a BSP.
- Added support for full duplex PCIe, when supported by a BSP.
- Added support for Intel Stratix® 10 MX devices.
- Added preview of new fast emulator functions.
- For Linux operating systems, added preview of new co-simulation functions.
- Verified the backwards compatibility of the Intel FPGA SDK for OpenCL Pro Edition version 18.1 compiler with Intel Quartus® Prime Pro Edition Version 18.0 and Version 17.1.1.

Backwards compatibility allows you to use older BSPs with newer OpenCL compilers. However, some newer OpenCL compiler features might not be available to use with older BSPs.

### Improved Intel FPGA SDK for OpenCL Compiler Front End

The Intel FPGA SDK for OpenCL compiler has an improved front end that provides the following benefits:

- Improved error messages and warnings to help you debug and improve the code in your kernels.
- Enhanced OpenCL V1.0 specification conformance to help keep your kernel code portable.

---

(1) OpenCL and the OpenCL logo are trademarks of Apple Inc. used by permission of the Khronos Group™.

(2) The Intel FPGA SDK for OpenCL is based on a published Khronos Specification, and has passed the Khronos Conformance Testing Process. Current conformance status can be found at [www.khronos.org/conformance](http://www.khronos.org/conformance).



You might need to adjust your code to comply with the enhanced OpenCL standards enforcement and other changes introduced by the new compiler front end. The updates to the Intel FPGA SDK for OpenCL compiler affect your kernel code in the following ways:

- The heuristics to determine when to automatically unroll loops have changed.  
If the new loop unrolling decisions affect your kernel negatively, use the `#pragma unroll <N>` statement to specify a loop unroll factor.
- The OpenCL restriction against the use of variadic macros is now properly enforced. If your kernel code contains variadic macros, you now receive an error message when you compile your kernel.
- The OpenCL restriction against bit fields is now properly enforced. If your kernel code contains bit fields, you now receive an error message when you compile your kernel.
- String literals are in the address space for constants, as per the OpenCL V1.1 (and later) specification.

While the Intel FPGA SDK for OpenCL conforms to the OpenCL V1.0 specification, the OpenCL V1.0 specification is ambiguous about where such string literal should reside. This ambiguity was resolved with the OpenCL V1.1 specification.

- Loop pragmas (for example, `#pragma unroll`) must immediately precede the loop that the pragma applies to.  
Previously, loop pragmas could be placed before elements such as statement labels on loops.
- Pragmas must appear in the function bodies in your code.  
Previously, you could place a pragma statement between a function declaration and the function body.
- Passing channels to functions by pointers is not permitted. Pass channels to functions by value.  
Previously, you would receive a warning messages when you passed channels by pointers. You now receive an error message.
- The following OpenCL and C restrictions are now strictly enforced:
  - An `enum` cannot be incremented with the `++` operator.
  - The `channel` keyword must precede the type in a variable declaration.  
Previously, the `channel` keyword could appear before or after the type in a variable declaration.
  - You cannot use a `float` variable as the first expression in a ternary selection (`?:`) operator.
  - Any `inline` definition must also have an `extern` definition.  
You can use `static inline` definitions instead.



- Support for the following extensions and attributes is ended:
  - The `cl_intel_arbitrary_precision_integers` extension is no longer supported. You must use the `ihc_apint.h` header file instead.  
Arbitrary precision integers up to 64 bits are still supported through non-templated types.  
You cannot have `ap_int` literals longer than 32 bits (or 64 bits when suffixed with `L`).
  - Support for the deprecated `num_vector_lanes` attribute is ended.
- The `restrict` type qualifier is replaced with the `__restrict` keyword.
- The bank selection bits specified in the `bankbits` memory attribute must be specified in ascending or descending order. If the bank selection bits are not ordered, you receive an error message.
- On Windows systems, object files and libraries that depend on Microsoft Visual Studio runtime libraries must be built with the `/MD` Microsoft compiler option.

## 1.2. Operating System Support

Information about OS support for the Intel FPGA SDK for OpenCL is available on the Operating System Support page of the Intel FPGA website.

### Related Information

[Operating System Support](#)

## 1.3. Changes to Software Behavior

Items listed in the following table represent cases in which the behaviors of the current release of the Intel FPGA SDK for OpenCL and the Intel FPGA RTE for OpenCL differ from the previous version.

Description	Required Actions
The <code>restrict</code> keyword is renamed to <code>__restrict</code> .	Update your code to use the <code>__restrict</code> keyword instead of the <code>restrict</code> keyword.
Support for passing pipes or channels by reference is removed.	Update your code to pass pipes or channels by value.

Items listed in the following table represent cases in which the behaviors of the current release of the Intel FPGA SDK for OpenCL Custom Platform Toolkit and Reference Platforms differ from the previous version.


Description	Workaround
N/A	N/A

## 1.4. Known Issues and Workarounds

This section provides information about known issues that affect the Intel FPGA SDK for OpenCL and the Intel FPGA RTE for OpenCL Version 18.1.



Description	Workaround
<p>OpenCL kernels with names longer than 61 characters might fail in the Quartus compiler with an error similar to the following error:</p> <pre data-bbox="256 401 799 516">Error (16045): Instance "...  &lt;long_kernel_name&gt;_cra_slave_inst" instantiates undefined entity "&lt;long_kernel_name&gt;_function_cra_slave" File: &lt;filename&gt; Line: &lt;linenumber&gt;</pre>	<p>Reduce the size of the OpenCL kernel name.</p>
<p>Valid OpenCL kernel pipes cannot be passed as arguments in some cases. The symptom is the runtime will receive a CL_INVALID_BUFFER_SIZE (-61) error when you enqueue your kernel.</p>	<p>Modify your design to use channels instead of pipes.</p>
<p>The emulator runtime results in an assertion error if a kernel is enqueued 16,000 times.</p>	<p>Do not enqueue a kernel more than 16,000 times.</p>
<p>When alternatively using subbuffers and their parent buffers, changes written to one might not be reflected in the other.</p>	<p>Unmapping and mapping a buffer forces the subbuffers and their parent buffers to be synced. Unmapping and mapping a buffer between buffer uses should prevent this issue.</p>
<p>After you set up the Installable Client Driver (ICD) and the FPGA Client Driver (FCD) on an Intel SoC Custom or Reference Platform, the Intel FPGA SDK for OpenCL <code>aocl link-config</code> and <code>aocl linkflags</code> utilities do not return the correct library paths.</p>	<p>To obtain the correct information on libraries and paths, concatenate the results returned by the <code>aocl ldflags</code> and <code>aocl ldlibs</code> utilities.</p>
<p>In the OpenCL runtime, making more than one OpenCL context in a multithreaded environment might cause a segmentation fault.</p>	<p>—</p>
<p>When you compile kernel code for the fast emulator platform, some diagnostic messages might not be printed. Some kernel compilations might fail without printing any useful error messages.</p>	<p>Compile your kernel code for the default emulator (by removing the <code>-fast-emulator</code> flag from your <code>aoc</code> command) to view any relevant diagnostic messages. After you address any compilation warnings or errors, recompile your kernel code for the fast emulator platform.</p>
<p>In some cases, an error occurs when reading data from a channel directly into a variable in the <code>__local</code> address space. For example, the following code causes an error:</p> <pre data-bbox="256 1270 799 1419">#pragma OPENCL EXTENSION cl_intel_channels : enable channel int TOKEN_STREAM; __kernel void consumer () {     __local int base_address;     base_address =     read_channel_intel( TOKEN_STREAM ); }</pre>	<p>Store the data into a private variable first, then copy the data to the variable in the <code>__local</code> address space. For example:</p> <pre data-bbox="847 1270 1390 1472">#pragma OPENCL EXTENSION cl_intel_channels : enable channel int TOKEN_STREAM; __kernel void consumer () {     int temp_storage;     __local int base_address;     temp_storage =     read_channel_intel( TOKEN_STREAM );     base_address = temp_storage; }</pre>
<p>On Linux platforms, the installation script of the Intel FPGA SDK for OpenCL (<code>setup_pro.sh</code>) does not invoke the Intel Code Builder for OpenCL installer after installing Intel Quartus Prime and the Intel FPGA SDK for OpenCL. Intel Code Builder for OpenCL is required if you wish to use the Intel Code Builder for OpenCL Plug-in or the fast emulator for OpenCL.</p>	<p>After running the <code>setup_pro.sh</code> script, manually install the Intel Code Builder for OpenCL package by running the following file:</p> <pre data-bbox="847 1583 1390 1629">intel_sdk_for_openc1_setup&lt;installer_version_number&gt; .run</pre> <p>For example, <code>intel_sdk_for_openc1_setup_7.0.0.3101.run</code>. This file is available in the <code>components</code> subdirectory created when you extract the installer <code>.tar</code> file.</p>



This section provides information about known issues that affect the current release of the Intel FPGA SDK for OpenCL Custom Platform Toolkit and Reference Platforms. These issues might also affect Custom Platforms you create for use with the Intel FPGA SDK for OpenCL.

Description	Workaround
Race conditions can occur between enqueue and dequeue buffer operations and host pipe operations. These conditions can result in incorrect data being read or written.	Manually make sure that no enqueue or dequeue buffer operations occur in parallel with host pipe API calls. A way to ensure that buffer operations do not occur in parallel with host pipe API calls is to do buffer operations as blocking calls before the first host pipe operation and after you are certain that the last host pipe operation has been completed (for example, all the data is read back).
For Windows, when the host application queries the number of devices, calls to <code>clGetDeviceIDs</code> return 128 devices regardless of the actual number of devices present. <i>Note:</i> You can find the actual available devices at the beginning of the device list returned by <code>clGetDeviceIDs</code> . This issue affects the Intel Arria® 10 GX FPGA Development Kit Reference Platform and the Intel Stratix 10 GX FPGA Development Kit Reference Platform.	Perform one of the following workarounds: <ul style="list-style-type: none"> <li>• Rewrite the host application to limit the query for <code>clGetDeviceIDs</code> to the actual number of devices.</li> <li>• Rewrite the host application to use <code>clGetDeviceInfo</code> to query which devices are available. Calling <code>clGetDeviceInfo</code> with the <code>CL_DEVICE_AVAILABLE</code> flag correctly reports that extraneous devices are unavailable.</li> <li>• Rewrite the host application to only call <code>clCreateContext</code> with the actual number of devices. Calling <code>clCreateContext</code> with extraneous devices will fail with the error <code>CL_DEVICE_NOT_AVAILABLE</code>.</li> <li>• Set the environment variable <code>CL_OVERRIDE_NUM_DEVICES_INTELFPGA</code> to the correct number of devices. Doing so fixes the erroneous behavior of <code>clGetDeviceIDs</code>.</li> </ul>

For additional known issue information for the current Intel FPGA SDK for OpenCL version, refer to the Knowledge Base web page.  
[Additional Known Software Issues Affecting the Intel FPGA SDK for OpenCL Version 18.1](#)

### Latest Known Intel FPGA SDK for OpenCL Software Issues

You can find known issue information for previous Intel FPGA SDK for OpenCL versions on the Knowledge Base web page.

### Related Information

[Knowledge Base](#)

## 1.5. Software Issues Resolved

The following issues were corrected or otherwise resolved in the Intel FPGA SDK for OpenCL and the Intel FPGA RTE for OpenCL Version 18.1.

**Table 1. Issues Resolved in the Intel FPGA SDK for OpenCL and the Intel FPGA RTE for OpenCL Version 18.1**

Customer Service Request Numbers						
11332051	11346929	11363755	11386675	11386675	11408173	11411327
11414858						



## 1.6. Software Patches Included in this Release

Table 2. Software Patches Included in the Intel FPGA SDK for OpenCL

Software Version	Patch	Customer Service Request Number
Intel FPGA SDK for OpenCL version 18.0	0.28cl	11386675

## 1.7. Document Revision History of the Intel FPGA SDK for OpenCL Pro Edition Release Notes

Document Version	Intel Quartus Prime Version	Changes
2018.12.12	18.1	<ul style="list-style-type: none"><li>• The following items were incorrectly listed as known issues for Version 18.1:<ul style="list-style-type: none"><li>— Passing a struct as a function. Passing a struct as a function does not cause a compiler error as the earlier versions of this document indicated.</li><li>— Support in OpenCL Profiler for kernels with multiple channel call sites. You can use the OpenCL Profiler on kernels with multiple channel call sites without receiving a compilation error.</li><li>— Restriction on having kernel source files named <code>kernel.cl</code>. This restriction was lifted.</li></ul></li></ul>
2018.10.17	18.1	<ul style="list-style-type: none"><li>• Corrected typos.</li><li>• Removed statement of support for dynamic channel indices. This feature was accidentally included in the list of features added. Dynamic channel indices is not fully supported in Version 18.1.</li></ul>
2018.09.24	18.1	Initial release.