



Video and Image Processing Suite Release Notes



Contents

1. Video and Image Processing Suite Release Notes.....	3
1.1. Video and Image Processing Suite v19.1.....	3
1.2. Video and Image Processing Suite v18.1.....	4
1.3. Video and Image Processing Suite v18.0.....	4
1.4. Video and Image Processing Suite v17.1.....	5
1.5. Video and Image Processing Suite v17.0.....	5
1.6. Video and Image Processing Suite v16.1.....	6
1.7. Video and Image Processing Suite v16.0.....	7
1.8. Video and Image Processing Suite v15.1.....	8
1.9. Video and Image Processing Suite v15.0.....	9
1.10. Video and Image Processing Suite v14.1.....	9
1.11. Video and Image Processing Suite v14.0 Arria 10 Edition.....	10

1. Video and Image Processing Suite Release Notes

If a release note is not available for a specific IP version, the IP has no changes in that version. For information on IP update releases up to v18.1, refer to the *Intel® Quartus® Prime Design Suite Update Release Notes*.

Attention: The following IP cores are no longer supported in versions 17.0 and later:

- 2D FIR Filter
- Alpha Blending Mixer
- Chroma Resampler
- Color Space Converter
- Color Plane Sequencer
- Control Synchronizer
- Deinterlacer
- Frame Buffer
- Frame Reader
- Gamma Corrector
- Interlacer
- Switch

Intel recommends that you use the upgraded versions of these IP cores.

Related Information

- [Video and Image Processing Suite User Guide](#)
- [Video and Image Processing Suite User Guide Archives](#)
- [Intel Quartus Prime Design Suite Update Release Notes](#)
- [Errata for the Video and Image Processing Suite in the Knowledge Base](#)

1.1. Video and Image Processing Suite v19.1

Table 1. v19.1 April 2019

Description	Impact
Added support for Intel Stratix® 10 devices.	These changes are optional. If you do not upgrade your IP core, it does not have these new features.
Added the Support 6G and 12G-SDI parameter in the Clocked Video Input II Intel FPGA IP. This parameter enables support for 6G-SDI or 12G-SDI.	
Added the Support 6G and 12G-SDI and Default SDI video standard parameters in the Clocked Video Output II Intel FPGA IP.	
<i>continued...</i>	

Intel Corporation. All rights reserved. Agilix, Altera, Arria, Cyclone, Enpirion, Intel, the Intel logo, MAX, Nios, Quartus and Stratix words and logos are trademarks of Intel Corporation or its subsidiaries in the U.S. and/or other countries. Intel warrants performance of its FPGA and semiconductor products to current specifications in accordance with Intel's standard warranty, but reserves the right to make changes to any products and services at any time without notice. Intel assumes no responsibility or liability arising out of the application or use of any information, product, or service described herein except as expressly agreed to in writing by Intel. Intel customers are advised to obtain the latest version of device specifications before relying on any published information and before placing orders for products or services.

*Other names and brands may be claimed as the property of others.



Description	Impact
<ul style="list-style-type: none"> The Support 6G and 12G-SDI parameter enables support for 6G-SDI or 12G-SDI. The Default SDI video standard parameter allows you to select a default standard. 	

1.2. Video and Image Processing Suite v18.1

Table 2. v18.1 September 2018

Description	Impact
Added new registers for the Deinterlacer II Intel FPGA IP. <ul style="list-style-type: none"> Added new run-time control and status registers to improve deinterlacing quality for mid-range motion-adaptive configurations. Added new registers to allow run-time switching between "bob", "weave" and "motion adaptive" modes. 	These changes are optional. If you do not upgrade your IP core, it does not have these new features.
Added new GUI parameters for the Mixer II Intel FPGA IP. <ul style="list-style-type: none"> Synchronize background to layer 0 InputN alpha channel Reduced control register readback Add extra register stages to data pipeline 	
Added new test pattern options for the Test Pattern II Intel FPGA IP.	

Related Information

- [Introduction to Intel FPGA IP Cores](#)
- [Video and Image Processing Suite User Guide](#)
- [Errata for the Video and Image Processing Suite in the Knowledge Base](#)

1.3. Video and Image Processing Suite v18.0

Table 3. v18.0 May 2018

Description	Impact
Support for 8 pixels in parallel are now available for the following IP cores: <ul style="list-style-type: none"> 2D FIR Filter II Avalon-ST Video Stream Cleaner Chroma Resampler II Clipper II Clocked Video Input II Clocked Video Output II Color Space Converter II Deinterlacer II Frame Buffer II Gamma Corrector II Configurable Guard Bands Interlacer II Mixer II Scaler II Switch II Test Pattern Generator II 	These changes are optional. If you do not upgrade your IP core, it does not have these new features.
Clocked Video Output II IP core now supports Genlock.	
Added new GUI parameters for the Clocked Video Output II IP core:	

continued...



Description	Impact
<ul style="list-style-type: none"> • Generate Synchronization outputs • Accept Synchronization inputs • Set vco_clk_divider increment to pixels in parallel 	
Added Genlock signals for the Clocked Video Output II IP core: <ul style="list-style-type: none"> • vid_vcoclk_div • vid_sof • vid_sof_locked • sof • sof_locked 	

Related Information

- [Introduction to Intel FPGA IP Cores](#)
- [Video and Image Processing Suite User Guide](#)
- [Errata for the Video and Image Processing Suite in the Knowledge Base](#)

1.4. Video and Image Processing Suite v17.1

Table 4. v17.1 November 2017

Description	Impact
Renamed Qsys to Platform Designer as per Intel rebranding.	-
All Video and Image Processing IP cores that support 4:2:2 feature require even frame widths when using 4:2:2 data; odd frame widths create unpredictable results or distorted images.	-
Added new parameters for Frame Buffer II IP core: <ul style="list-style-type: none"> • Delay length (frames) • Drop/repeat user packets 	These changes are optional. If you do not upgrade your IP core, it does not have these new features.

Related Information

- [Introduction to Intel FPGA IP Cores](#)
- [Video and Image Processing Suite User Guide](#)
- [Errata for the Video and Image Processing Suite in the Knowledge Base](#)

1.5. Video and Image Processing Suite v17.0

Table 5. v17.0 May 2017

Description	Impact
Added a new IP core: Configurable Guard Bands IP core. This IP core supports pixels in parallel and run-time control.	These changes are optional. If you do not upgrade your IP core, it does not have these new features.
Added device support for Intel Cyclone 10 LP and Cyclone 10 GX devices.	
Removed the following IP cores. These IP cores are no longer supported in Quartus Prime versions 17.0 and later. <ul style="list-style-type: none"> • 2D FIR Filter • Alpha Blending Mixer • Chroma Resampler 	

continued...



Description	Impact
<ul style="list-style-type: none"> Color Space Converter Color Plane Sequencer Deinterlacer Frame Buffer Frame Reader Gamma Corrector Interlacer Switch 	
Added new parameters for the Chroma Resampler II IP core: <ul style="list-style-type: none"> Enable vertical luma adaptive resampling Vertical chroma siting Variable 3 color interface Enable 4:2:0 input Enable 4:2:0 output 	
Removed these parameters for the Deinterlacer II IP core: <ul style="list-style-type: none"> How user packets are handled: Pass all user packets through to the output (packets will always pass through) Enable embedded chroma resamplers 	
Changed Cadence Detect On register to Cadence Detect and advanced tuning registers On register for the Deinterlacer II IP core. This updated register enables the cadence detection feature and (if configured) the video over film feature together with all the motion and cadence/VOF tuning registers.	
Removed edge sharpening feature for the Scaler II IP core.	

Related Information

- [Introduction to Intel FPGA IP Cores](#)
- [Video and Image Processing Suite User Guide](#)
- [Errata for the Video and Image Processing Suite in the Knowledge Base](#)

1.6. Video and Image Processing Suite v16.1

Table 6. v16.1 October 2016

Description	Impact
Added the following new IP cores for 16.1 release: <ul style="list-style-type: none"> 2D FIR Filter II Chroma Resampler II Color Plane Sequencer II Gamma Corrector II Interlacer II All these IP cores support pixels in parallel and run-time control.	These changes are optional. If you do not upgrade your IP core, it does not have these new features.
Removed the Broadcast Deinterlacer IP core and merged the features into the Deinterlacer II IP core. If you were using the Broadcast Deinterlacer IP core versions 15.1 or 16.0, Qsys will automatically upgrade your design to the Deinterlacer II version 16.1 with the same configuration.	
Mixer II IP core <ul style="list-style-type: none"> Updated alpha stream information for Mixer II IP core. When you enable alpha stream, the LSB is in Alpha value and the control packets are composed of all symbols including Alpha. 	
Clocked Video Interface IP core	
<i>continued...</i>	



Description	Impact
<ul style="list-style-type: none"> • Added new parameters for Clocked Video Input II IP core: <ul style="list-style-type: none"> – Enable matching data packet to control by clipping: Turning on this parameter clips the input video frame to match the resolution sent in control packet. – Enable matching data packet to control by padding: Turning on this parameter pads the incoming frame if it is smaller and/or shorter than the resolution specified in the control packet. – Overflow handling: Turning on this parameter ends the current frame (with dummy pixel data) based on the resolution specified in the control packet if overflow happens. • Added new signals Clocked Video Input II IP core: Clipping and Padding. • Updated information about the Status register Clocked Video Input II IP core to include bits to support clipping and padding features. • Added new parameter for Clocked Video Output II IP core: <ul style="list-style-type: none"> – Low latency mode: Setting this parameter to 1 enables the IP core to start timing for a new frame immediately. 	

Related Information

- [Introduction to Intel FPGA IP Cores](#)
- [Video and Image Processing Suite User Guide](#)
- [Errata for the Video and Image Processing Suite in the Knowledge Base](#)

1.7. Video and Image Processing Suite v16.0

Table 7. v16.0 May 2016

Description	Impact
Avalon-ST Video Stream Cleaner IP core <ul style="list-style-type: none"> • Added a new IP core. The Avalon-ST Video Stream Cleaner IP Core removes and repairs non-ideal sequences and error cases present in the incoming data stream to produce a compliant output stream. 	These changes are optional. If you do not upgrade your IP core, it does not have these new features.
Frame Buffer II IP core <ul style="list-style-type: none"> • Added new Frame Buffer II IP core parameters: <ul style="list-style-type: none"> – Enable use of fixed inter-buffer offset – Inter-buffer offset – Module is Frame Reader only – Module is Frame Writer only 	
Mixer II IP core	

continued...



Description	Impact
<ul style="list-style-type: none"> Added new or updated the following Mixer II IP core parameters: <ul style="list-style-type: none"> Number of inputs Alpha Blending Enable Layer Position Enable Register Avalon-ST ready signals Uniform values Number of pixels transmitted in 1 clock cycle Alpha Input Stream Enable 4:2:2 support How user packets are handled Removed these Mixer II IP core parameters: <ul style="list-style-type: none"> Number of color planes Run-time control Output format 	
<p>Clocked Video Interface IP core</p> <ul style="list-style-type: none"> Added new or updated these Clocked Video Input II IP core signals: <ul style="list-style-type: none"> dout_empty vid_locked (updated) vid_datavalid (updated) vid_color_encoding vid_bit_width vid_total_sample_count vid_total_line_count Added a new register, <code>Color Pattern</code>, for the Clocked Video Input II IP core. Removed the Accept synchronization outputs parameter and the related signals from the Clocked Video Output II IP core. <ul style="list-style-type: none"> vcoclk_div sof sof_locked vid_sof vid_sof_locked 	
<p>Switch II IP core</p> <ul style="list-style-type: none"> Added a new register: <code>Din Consume Mode Enable</code>. 	

Related Information

- [Introduction to Intel FPGA IP Cores](#)
- [Video and Image Processing Suite User Guide](#)
- [Errata for the Video and Image Processing Suite in the Knowledge Base](#)

1.8. Video and Image Processing Suite v15.1

Table 8. v15.1 November 2015

Description	Impact
<p>Removed Clipper and Test Pattern Generator IP cores. Use Clipper II and Test Pattern Generators II IP cores instead.</p>	<p>If you are using the obsoleted IP cores, you will not get any support from Altera.</p>
<p>Supports Quartus Prime Standard edition only.</p>	<p>–</p>



Related Information

- [Introduction to Altera IP Cores](#)
- [Video and Image Processing Suite User Guide](#)
- [Errata for the Video and Image Processing Suite in the Knowledge Base](#)

1.9. Video and Image Processing Suite v15.0

Table 9. v15.0 May 2015

Description	Impact
<p>Updated the Input (0-3) Enable registers for the Mixer II IP core. The 1-bit registers are changed to 2-bit registers:</p> <ul style="list-style-type: none"> • Set to bit 0 of the registers to display input 0. • Set to bit 1 of the registers to enable consume mode. 	<p>These changes are optional. If you do not upgrade your IP core, it does not have these new features.</p>
<p>Updated the parameter settings for the Mixer II IP core.</p> <ul style="list-style-type: none"> • Added a new parameter Pattern which enables you to select the pattern for the background layer. • Removed Color planes transmitted in parallel. This feature is now default and internally handled through the hardware TCL file. 	
<p>Updated the parameter settings for the Frame Buffer II IP core.</p> <ul style="list-style-type: none"> • Added support for the following parameters (these were not supported in the previous version): Maximum ancillary packets per frame, Interlace support, Locked rate support, Run-time writer control, and Run-time reader control • Removed Ready latency and Delay length (frames). These features are fixed to 1 and internally handled through the hardware TCL file. 	
<p>Updated the parameter settings for the Avalon-ST Video Monitor IP core.</p> <ul style="list-style-type: none"> • Added new parameters: Color planes transmitted in parallel and Pixels in parallel. • Removed Number of color planes in sequence. You can specify whether to transmit the planes in parallel or in series using the Color planes transmitted in parallel parameter. 	

Related Information

- [Introduction to Altera IP Cores](#)
- [Video and Image Processing Suite User Guide](#)
- [Errata for the Video and Image Processing Suite in the Knowledge Base](#)

1.10. Video and Image Processing Suite v14.1

Table 10. v14.1 December 2014

Description	Impact
<p>Updated the parameters for Clocked Video Input II and Clocked Video Output II IP cores.</p> <ul style="list-style-type: none"> • Edited the function of the Use control port parameter. The control ports will now only appear when you turn on this parameter. • Removed the Generate Display Port output parameter. 	-

Related Information

- [Introduction to Altera IP Cores](#)
- [Video and Image Processing Suite User Guide](#)
- [Errata for the Video and Image Processing Suite in the Knowledge Base](#)



1.11. Video and Image Processing Suite v14.0 Arria 10 Edition

Table 11. v14.0 Arria 10 Edition August 2014

Description	Impact
Added support for Arria 10 devices only in the following IP cores: <ul style="list-style-type: none">• Avalon-ST Video Monitor• Broadcast Deinterlacer• Clipper II• Clocked Video Input II• Clocked Video Output II• Color Space Converter II• Deinterlacer II• Frame Buffer II• Mixer II• Scaler II• Switch II• Test Pattern Generator II	-

Related Information

- [Introduction to Altera IP Cores](#)
- [Video and Image Processing Suite User Guide](#)
- [Errata for the Video and Image Processing Suite in the Knowledge Base](#)