1 Turbo IP Core Release Notes

1.1 Turbo IP Core v17.1
1.2 Turbo IP Core v15.1
1.3 Turbo IP Core v16.1
1 Turbo IP Core Release Notes

If a release note is not available for a specific IP core version, the IP core has no changes in that version. Information on the latest update releases is in the Intel Quartus Prime Design Suite Update Release Notes.

Related Links
Intel Quartus Prime Design Suite Update Release Notes

1.1 Turbo IP Core v17.1

Table 1. v17.1 November 2017

<table>
<thead>
<tr>
<th>Description</th>
<th>Impact</th>
</tr>
</thead>
<tbody>
<tr>
<td>Added support for Intel® Cyclone® 10 devices</td>
<td>-</td>
</tr>
<tr>
<td>Added support for Intel Stratix® 10 devices</td>
<td>-</td>
</tr>
</tbody>
</table>

Related Links
- Turbo IP Core User Guide
- Introduction to Altera IP Cores
- Errata for Turbo IP core in the Knowledge Base

1.2 Turbo IP Core v15.1

Table 2. v15.1 November 2015

<table>
<thead>
<tr>
<th>Description</th>
<th>Impact</th>
</tr>
</thead>
<tbody>
<tr>
<td>First release.</td>
<td>-</td>
</tr>
</tbody>
</table>

Related Links
- Turbo IP Core User Guide
- Introduction to Altera IP Cores
- Errata for Turbo IP core in the Knowledge Base

1.3 Turbo IP Core v16.1

Table 3. v16.1 November 2016

<table>
<thead>
<tr>
<th>Description</th>
<th>Impact</th>
</tr>
</thead>
<tbody>
<tr>
<td>Added 16 and 32 to <strong>Number of processors</strong> parameter. Output bit width varies depending on <strong>Number of processors</strong></td>
<td>-</td>
</tr>
<tr>
<td>Added <strong>Number of LLRs per input</strong> parameter</td>
<td></td>
</tr>
</tbody>
</table>
Related Links

- Turbo IP Core User Guide
- Introduction to Altera IP Cores
- Errata for Turbo IP core in the Knowledge Base